[1] IEEE. IRDS™ 2023: IRDS Chairman editorial-IEEE IRDS™[EB/OL]. https:∥irds.ieee.org/images/files/pdf/2023/2023IRDS_Perspectives.pdf

[2] Jin H, Qi Y J. Review of overlay error and controlling methods in alignment system for advanced lithography[J]. Proceedings of SPIE, 12478, 1247843(2022).

[3] Qiu J, Yang G H, Li J et al. Development and challenges of lithographical alignment technologies[J]. Acta Optica Sinica, 43, 1900001(2023).

[4] Gao H Y, Chung W J, Aung N et al. Comparison study of diffraction based overlay and image based overlay measurements on programmed overlay errors[J]. Proceedings of SPIE, 9778, 97782Q(2016).

[5] Li Y M, Yang L, Wang X H et al. Overlay metrology for lithography machine[J]. Laser & Optoelectronics Progress, 59, 0922023(2022).

[6] Liu H, Wang J S, Shi J K et al. Overlay error measurement method based on through-focus scanning optical microscopy[J]. Acta Optica Sinica, 44, 0912004(2024).

[7] Wei Y Y[M]. Theory and application of advanced lithography for VLSI(2016).

[8] Ke C M, Hu J, Wang W et al. Evaluation of a new metrology technique to support the needs of accuracy, precision, speed, and sophistication in near-future lithography[J]. Proceedings of SPIE, 7272, 72720A(2009).

[9] Bhattacharyya K, Ke C M, Huang G T et al. On-product overlay enhancement using advanced litho-cluster control based on integrated metrology, ultra-small DBO targets and novel corrections[J]. Proceedings of SPIE, 8681, 868104(2013).

[10] Nam Y S, Kim S, Shin J H et al. Overlay improvement methods with diffraction based overlay and integrated metrology[J]. Proceedings of SPIE, 9426, 942612(2015).

[11] Lee D, Lee J, Lee E et al. Improved multi-lot overlay performance via phase based ADI overlay measurements[J]. Proceedings of SPIE, 12053, 1205316(2022).

[12] Compagnoni C M, Goda A, Spinelli A S et al. Reviewing the evolution of the NAND flash technology[J]. Proceedings of the IEEE, 105, 1609-1633(2017).

[13] Alsmeier J, Higashitani M, Paak S S et al. Past and future of 3D flash[C], 12-18(2020).

[14] Shim S I, Jang J, Song J. Trends and future challenges of 3D NAND flash memory[C], 21-24(2023).

[15] Lee B H, Park J S, Lee J et al. Diffraction-based overlay for spacer patterning and double patterning technology[J]. Proceedings of SPIE, 7971, 79712U(2011).

[16] Peeters R, Lok S, van Alphen E et al. ASML’s NXE platform performance and volume introduction[J]. Proceedings of SPIE, 8679, 86791F(2013).

[17] Bhattacharyya K, van Buel H W M, Fouquet C D et al[P]. Metrology method, target and substrate.

[18] Daan S. Spectral shaping for next-generation overlay metrology[D], 29-36(2021).

[19] Pandey N, Zhou Z L, Koolen A E A et al[P]. Metrology method and apparatus, computer program and lithographic system.

[20] Hsieh H C, Wu K, Chen Y L et al. Aperture design and methods thereof[P].

[21] Xu B Q, Wu Q, Dong L S et al. Selection of DBO measurement wavelength for bottom mark asymmetry based on FDTD method[J]. Journal of Semiconductors, 40, 122403(2019).

[22] Bhattacharyya K, den Boef A, Noot M et al. A complete methodology towards accuracy and lot-to-lot robustness in on-product overlay metrology using flexible wavelength selection[J]. Proceedings of SPIE, 10145, 101450A(2017).

[23] Su C H, Lin Z H, Lin Y S et al. Enhancement of diffraction-based overlay model for overlay target with asymmetric sidewall[J]. IEEE Transactions on Semiconductor Manufacturing, 33, 373-382(2020).