[1] Moore G E. Cramming more components onto integrated circuits[J]. Proceedings of the IEEE, 86, 82-85(1998).

[2] Schaller R R. Moore’s law: past, present and future[J]. IEEE Spectrum, 34, 52-59(1997).

[3] Zidan M A, Strachan J P, Lu W D. The future of electronics based on memristive systems[J]. Nature Electronics, 1, 22-29(2018).

[4] Soloviev I I, Klenov N V, Bakurskiy S V et al. Beyond Moore’s technologies: operation principles of a superconductor alternative[J]. Beilstein Journal of Nanotechnology, 8, 2689-2710(2017).

[5] Kim J S, Kim J, Yang D J et al. Addressing interconnect challenges for enhanced computing performance[J]. Science, 386, eadk6189(2024).

[6] Cok R S, Gomez D. Heterogeneous compound semiconductor integration[J]. Physica Status Solidi, 218, 2000394(2021).

[7] Lau J H. Recent advances and trends in advanced packaging[J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 12, 228-252(2022).

[8] Das Sharma D, Pasdast G, Tiagaraj S et al. High-performance, power-efficient three-dimensional system-in-package designs with universal chiplet interconnect express[J]. Nature Electronics, 7, 244-254(2024).

[9] Li S G, Lin M S, Chen W C et al. High-bandwidth chiplet interconnects for advanced packaging technologies in AI/ML applications: challenges and solutions[J]. IEEE Open Journal of the Solid-State Circuits Society, 4, 351-364(2024).

[10] Ma X H, Wang Y, Wang Y J et al. Survey on chiplets: interface, interconnect and integration methodology[J]. CCF Transactions on High Performance Computing, 4, 43-52(2022).

[11] Chen J J, Guo Z Q, Wei W Q et al. Integrated light source technologies for electronics-photonics convergence: progress, challenges, and solutions (invited)[J]. Chinese Journal of Lasers, 52, 0501004(2025).

[12] Cheng J W, Jiang X Y, Zhou H L et al. Advances and challenges of optoelectronic intelligent computing[J]. Chinese Journal of Lasers, 49, 1219001(2022).

[13] Tan M, Xu J, Liu S Y et al. Co-packaged optics (CPO): status, challenges, and solutions[J]. Frontiers of Optoelectronics, 16, 1(2023).

[14] Mahajan R, Li X Q, Fryman J et al. Co-packaged photonics for high performance computing: status, challenges and opportunities[J]. Journal of Lightwave Technology, 40, 379-392(2022).

[15] de Valicourt G, Pupalaikis P, Giles R et al. 1.6-Tbps low-power linear-drive high-density optical interface for machine learning/artificial intelligence[J]. Optics Express, 33, 15338-15354(2025).

[16] Young I A, Mohammed E, Liao J T S et al. Optical I/O technology for tera-scale computing[J]. IEEE Journal of Solid-State Circuits, 45, 235-248(2010).

[17] Shekhar S, Bogaerts W, Chrostowski L et al. Roadmapping the next generation of silicon photonics[J]. Nature Communications, 15, 751(2024).

[18] Yang P, Nakamura S, Yashiki K et al. Inter/intra-chip optical interconnection network: opportunities, challenges, and implementations[C], 1-8(2016).

[19] Li K, Liu S H, Thomson D J et al. Electronic‒photonic convergence for silicon photonics transmitters beyond 100 Gbps on‒off keying[J]. Optica, 7, 1514-1516(2020).

[20] Rahim A, Spuesens T, Baets R et al. Open-access silicon photonics: current status and emerging initiatives[J]. Proceedings of the IEEE, 106, 2313-2330(2018).

[21] Bogaerts W, Chrostowski L. Silicon photonics circuit design: methods, tools and challenges[J]. Laser & Photonics Reviews, 12, 1700237(2018).

[22] Tan M, Wang Y H, Wang K X et al. Circuit-level convergence of electronics and photonics: basic concepts and recent advances[J]. Frontiers of Optoelectronics, 15, 16(2022).

[23] Singh J, Morison H, Guo Z M et al. Neuromorphic photonic circuit modeling in Verilog-A[J]. APL Photonics, 7, 046103(2022).

[24] Sun C L, Du L G, Zhao J. A brief review of design and simulation methodology in silicon photonics[J]. Tsinghua Science and Technology, 27, 526-533(2022).

[25] Chen G L, Song Z G, Zheng X H. Optoelectronic device library containing multiple Verilog-a models[J]. Scientific Reports, 15, 1115(2025).

[26] Gunupudi P, Smy T, Klein J et al. Self-consistent simulation of opto-electronic circuits using a modified nodal analysis formulation[J]. IEEE Transactions on Advanced Packaging, 33, 979-993(2010).

[27] Gou C J, Zhang J C, Ye Y H. Efficient optoelectronic link simulation method for optoelectronic integrated circuits[J]. Acta Optica Sinica, 45, 0425001(2025).

[28] Rhim J, Ban Y, Yu B M et al. Verilog-a behavioral model for resonance-modulated silicon micro-ring modulator[J]. Optics Express, 23, 8762-8772(2015).

[29] Mekis A, Abdalla S, Analui B et al. Monolithic integration of photonic and electronic circuits in a CMOS process[J]. Proceedings of SPIE, 6897, 68970L(2008).

[30] Attila M, Daniel K, Gianlorenzo M et al. Computer-aided design for CMOS photonics[M]. Silicon photonics for telecommunications and biomedicine, 401-434(2016).

[31] Kononov E. Modeling photonic links in Verilog-A[D](2013).

[32] Martin P, Gays F, Grellier E et al. Modeling of silicon photonics devices with Verilog-A[C]. Serbia, 209-212(2014).

[33] Leu J. Integrated silicon photonic circuit simulation[D](2018).

[34] Zhang S Y, Fan X L, Chen N et al. Compact photonic model based on coupled-mode theory for nonlinear interactions in electronic-photonic co-simulation[J]. Optics Express, 32, 27599-27613(2024).

[35] Zhang S Y, Fan X L, Chen N et al. A Verilog-a compact model for four-wave mixing supporting electronic-photonic co-simulation[C], 16-19(2024).

[36] Yue K, Ye Y H. Efficient Verilog-a based time-domain variability analysis method for passive photonic integrated circuits[J]. Optics Express, 32, 18493-18507(2024).

[37] Tucker R S. Large-signal circuit model for simulation of injection-laser modulation dynamics[J]. IEE Proceedings: Solid-State Electron Devices, 128, 180-184(1981).

[38] Gao J J. High frequency modeling and parameter extraction for vertical-cavity surface emitting lasers[J]. Journal of Lightwave Technology, 30, 1757-1763(2012).

[39] Bou Sanayeh M, Hamad W, Hofmann W. Equivalent circuit model of high-performance VCSELs[J]. Photonics, 7, 13(2020).

[40] Grabowski A, Gustavsson J, He Z S et al. Large-signal equivalent circuit for datacom VCSELs[J]. Journal of Lightwave Technology, 39, 3225-3236(2021).

[41] Chen W Y, Liu S Y. PIN avalanche photodiodes model for circuit simulation[J]. IEEE Journal of Quantum Electronics, 32, 2105-2111(1996).

[42] Jou J J, Liu C K, Hsiao C M et al. Time-delay circuit model of high-speed p-i-n photodiodes[J]. IEEE Photonics Technology Letters, 14, 525-527(2002).

[43] Mai Y X, Wang G. Equivalent circuit modeling of separate absorption grading charge multiplication avalanche photodiode[J]. Journal of Lightwave Technology, 27, 1197-1202(2009).

[44] Jalali M, Moravvej-Farshi M K, Masudy-Panah S et al. An equivalent lumped circuit model for thin avalanche photodiodes with nonuniform electric field profile[J]. Journal of Lightwave Technology, 28, 3395-3402(2010).

[45] Akbari M H, Jalali M. Noise equivalent circuit model of thin avalanche photodiodes[J]. IEEE Electron Device Letters, 35, 648-650(2014).

[46] Shin M, Ban Y, Yu B M et al. A linear equivalent circuit model for depletion-type silicon microring modulators[J]. IEEE Transactions on Electron Devices, 64, 1140-1145(2017).

[47] Kim M, Shin M, Kim M H et al. Large-signal SPICE model for depletion-type silicon ring modulators[J]. Photonics Research, 7, 948-954(2019).

[48] Kim M, Shin M, Kim M H et al. A large-signal equivalent circuit for depletion-type silicon ring modulators[C], Th2A.13-15(2018).

[49] Kim M, Jo Y, Lischke S et al. A temperature-aware large-signal SPICE model for depletion-type silicon ring modulators[J]. IEEE Photonics Technology Letters, 33, 947-950(2021).

[50] Bao S L, Ma Y J, Xue J T et al. A comprehensive equivalent circuit model of silicon microring modulators for photonics-electronics codesign[J]. Journal of Lightwave Technology, 42, 4924-4932(2024).

[51] Ye Y H, Ullrick T, Bogaerts W et al. SPICE-compatible equivalent circuit models for accurate time-domain simulations of passive photonic integrated circuits[J]. Journal of Lightwave Technology, 40, 7856-7868(2022).

[52] Ye Y H, Spina D, Deschrijver D et al. Time-domain compact macromodeling of linear photonic circuits via complex vector fitting[J]. Photonics Research, 7, 771-782(2019).

[53] Ye Y H, Spina D, Xing Y F et al. Numerical modeling of a linear photonic system for accurate and efficient time-domain simulations[J]. Photonics Research, 6, 560-573(2018).

[54] Zhang J C, Ye Y H. Advanced macromodeling technique for passive photonic integrated circuits: a baseband Loewner matrix approach[J]. Optics Express, 33, 12156(2025).

[55] Ming D, Wang Y H, Wang Z C et al. EPHIC models: general SPICE photonic models for closed-loop electronic-photonic co-simulation[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 71, 1819-1831(2024).

[56] Zhu K H, Saxena V, Kuang W. Compact Verilog-a modeling of silicon traveling-wave modulator for hybrid CMOS photonic circuit design[C], 615-618(2014).

[57] Zhu K H, Saxena V, Wu X Y et al. Design considerations for traveling-wave modulator-based CMOS photonic transmitters[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 62, 412-416(2015).

[58] Zhu K H, Wang R, Wu X Y et al. Behavioral modeling and characterization of silicon photonic Mach-Zehnder modulator[C], 989-992(2017).

[59] Wu R, Chen C H, Fedeli J M et al. Compact models for carrier-injection silicon microring modulators[J]. Optics Express, 23, 15545-15554(2015).

[60] Wu R, Chen C H, Fedeli J M et al. Compact modeling and system implications of microring modulators in nanophotonic interconnects[C], 1-6(2015).

[61] Zhang Z Y, Wu R, Wang Y Y et al. Compact modeling for silicon photonic heterogeneously integrated circuits[J]. Journal of Lightwave Technology, 35, 2973-2980(2017).

[62] Wu R, Wang Y Y, Zhang Z Y et al. Compact modeling and circuit-level simulation of silicon nanophotonic interconnects[C]. 31, 602-605(2017).

[63] Zhu K H, Saxena V, Wu X Y. A comprehensive design approach for a MZM based PAM-4 silicon photonic transmitter[C], 1-4(2015).

[64] Fang H, Liu Y N, Wu L X et al. Accurate time-domain and frequency-domain co-simulation approach for OEICs design with Verilog-A[J]. Optics Express, 32, 1764-1775(2024).

[65] Sorace-Agaskar C. Analog integrated photonics[D](2015).

[66] Sorace-Agaskar C, Leu J, Watts M R et al. Electro-optical co-simulation for integrated CMOS photonic circuits with VerilogA[J]. Optics Express, 23, 27180-27203(2015).

[67] Shawon M J, Saxena V. Rapid simulation of photonic integrated circuits using verilog-a compact models[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 67, 3331-3341(2020).

[68] Mingaleev S, Richter A, Sokolov E et al. Towards an automated design framework for large-scale photonic integrated circuits[J]. Proceedings of SPIE, 9516, 951602(2015).

[69] Jiang X X, Ye Y H. Incorporating frequency responses of passive photonic integrated circuits into discrete time-domain simulations using pole-residue fitting[J]. Optics & Laser Technology, 175, 110718(2024).

[70] Feng J J, Zhao F S, Ye Y H. Extracting causal impulse responses from baseband band-limited S-parameters of passive photonic integrated circuits for time-domain simulations[J]. Optics Express, 32, 7697-7709(2024).

[71] Codecasa L, D’Alessandro V, Magnani A et al. Circuit-based electrothermal simulation of power devices by an ultrafast nonlinear MOR approach[J]. IEEE Transactions on Power Electronics, 31, 5906-5916(2016).