[1] [1] MOORE G E. Cramming more components onto integrated circuits[J]. IEEE Solid-State Circuits Society Newsletter, 2006, 11(3): 33-35.

[2] [2] AHMED N, WAHED M, THOMPSON N C. The growing influence of industry in AI research[J]. Science, 2023, 379(6635): 884-886.

[3] [3] WALDROP M M. The chips are down for Moore’s law[J]. Nature, 2016, 530(7589): 144-147.

[4] [4] LI T, HOU J, YAN J L, et al. Chiplet heterogeneous integration technology: status and challenges[J]. Electronics, 2020, 9(4): 670.

[5] [5] CHEN Z W, ZHANG J J, WANG S Z, et al. Challenges and prospects for advanced packaging[J]. Fundamental Research, 2024, 4(6): 1455-1458.

[6] [6] ZHAO H R, CHEN M X, PENG Y, et al. TXV technology: the cornerstone of 3D system-in-packaging[J]. Science China Technological Sciences, 2022, 65(9): 2031-2050.

[7] [7] SU L T, NAFFZIGER S, PAPERMASTER M. Multi-chip technologies to unleash computing performance gains over the next decade[C]//2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2017: 1.1.1-1.1.8.

[8] [8] BRAUNISCH H, ALEKSOV A, LOTZ S, et al. High-speed performance of silicon bridge die-to-die interconnects[C]//2011 IEEE 20th Conference on Electrical Performance of Electronic Packaging and Systems, San Jose, CA, USA, 2011: 95-98.

[9] [9] NAFFZIGER S, LEPAK K, PARASCHOU M, et al. 2.2 AMD chiplet architecture for high-performance server and desktop products[C]//2020 IEEE International Solid- State Circuits Conference- (ISSCC), San Francisco, CA, USA, 2020: 44-45.

[10] [10] GREENHILL D, HO R, LEWIS D, et al. 3.3 A 14 nm 1 GHz FPGA with 2.5D transceiver integration[C]//2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2017: 54-55.

[11] [11] LIN M S, HUANG T C, TSAI C C, et al. A 7-nm 4-GHz Arm1-core-based CoWoS1 chiplet design for high-performance computing[J]. IEEE Journal of Solid-State Circuits, 2020, 55(4): 956-966.

[12] [12] XIA J, CHENG C N, ZHOU X P, et al. Kunpeng 920: the first 7-nm chiplet-based 64-core ARM SoC for cloud services[J]. IEEE Micro, 2021, 41(5): 67-75.

[13] [13] QVOTRUP C, LIU Z, PAPON C, et al. Curved GaAs cantilever waveguides for the vertical coupling to photonic integrated circuits[J]. Optics Express, 2024, 32(3): 3723-3734.

[14] [14] HERRAULT F, WONG J C, REGAN D A, et al. Metal-embedded chiplet assembly for microwave integrated circuits[J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2020, 10(9): 1579-1582.

[15] [15] GARRETT M, LIU Y, MERKLEIN M, et al. Integrated microwave photonic Notch filter using a heterogeneously integrated Brillouin and active-silicon photonic circuit[J]. Nature Communications, 2023, 14(1): 7544.

[16] [16] TU K N, LIU Y X. Recent advances on kinetic analysis of solder joint reactions in 3D IC packaging technology[J]. Materials Science and Engineering: R: Reports, 2019, 136: 1-12.

[17] [17] STEVENSON D S, CONN R O. Bridging the interconnection density gap for exascale computation[J]. Computer, 2011, 44(1): 49-57.

[18] [18] GU T W, LIU N, FENG Z S, et al. Research on equivalent modeling and model testing verification methods for material mechanics parameters of TXV structure[J]. Microelectronics Reliability, 2024, 163: 115545.

[19] [19] SUKUMARAN V, BANDYOPADHYAY T, SUNDARAM V, et al. Low-cost thin glass interposers as a superior alternative to silicon and organic interposers for packaging of 3-D ICs[J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2012, 2(9): 1426-1433.

[20] [20] SAWYER B, CHOU B C, TONG J L, et al. Design and demonstration of 2.5D glass interposers as a superior alternative to silicon interposers for 28 Gbps signal transmission[C]//2016 IEEE 66th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, USA, 2016: 972-977.

[21] [21] SITARAMAN S, SUKUMARAN V, PULUGURTHA M R, et al. Miniaturized bandpass filters as ultrathin 3-D IPDs and embedded thinfilms in 3-D glass modules[J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2017, 7(9): 1410-1418.

[22] [22] SUKUMARAN V, KUMAR G, RAMACHANDRAN K, et al. Design, fabrication, and characterization of ultrathin 3-D glass interposers with through-package-vias at same pitch as TSVs in silicon[J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2014, 4(5): 786-795.

[23] [23] SRIDHARAN V, MIN S, SUNDARAM V, et al. Design and fabrication of bandpass filters in glass interposer with through-package-vias (TPV)[C]//2010 Proceedings 60th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, USA, 2010: 530-535.

[24] [24] KIM H, HWANG J Y, KIM S E, et al. Thermomechanical challenges of 2.5-D packaging: a review of warpage and interconnect reliability[J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2023, 13(10): 1624-1641.

[25] [25] LAI W C, CHUANG H H, TSAI C H, et al. 300 mm size ultra-thin glass interposer technology and high-Qembedded helical inductor (EHI) for mobile application[C]//2013 IEEE International Electron Devices Meeting, Washington, DC, USA, 2013: 13.4.1-13.4.4.

[26] [26] LIU Y L, HSIUNG C K, SUN T H, et al. The HRDL interposer technology using metal/polymer hybrid bonding and its characteristics[J]. IEEE Transactions on Materials for Electron Devices, 2024, 1: 15-22.

[27] [27] KUMAR G, BANDYOPADHYAY T, SUKUMARAN V, et al. Ultra-high I/O density glass/silicon interposers for high bandwidth smart mobile applications[C]//2011 IEEE 61st Electronic Components and Technology Conference (ECTC), Lake Buena Vista, FL, USA, 2011: 217-223.

[28] [28] WANG B K, CHEN Y A, SHOREY A, et al. Thin glass substrates development and integration for through glass vias (TGV) with copper (Cu) interconnects[C]//2012 7th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT), Taipei, China, 2012: 247-250.

[29] [29] CHIEN C H, LEE C K, LIN C T, et al. Process, assembly and electromigration characteristics of glass interposer for 3D integration[C]//2014 IEEE 64th Electronic Components and Technology Conference (ECTC), Orlando, FL, USA, 2014: 1891-1895.

[30] [30] LEE M, CHO J, KIM J, et al. Noise coupling of through-via in silicon and glass interposer[C]//2013 IEEE 63rd Electronic Components and Technology Conference, Las Vegas, NV, USA, 2013: 1806-1810.

[31] [31] YANG Z, WANG Y, WANG H, et al. High-gMEMS shock threshold sensor integrated on a copper filling through-glass-via (TGV) substrate for surface mount application[C]//2015 Transducers-2015 18th International Conference on Solid-State Sensors, Actuators and Microsystems (TRANSDUCERS), Anchorage, AK, USA, 2015: 291-294.

[32] [32] TAKAHASHI S, HORIUCHI K, TATSUKOSHI K, et al. Development of through glass via (TGV) formation technology using electrical discharging for 2.5/3D integrated packaging[C]//2013 IEEE 63rd Electronic Components and Technology Conference, Las Vegas, NV, USA, 2013: 348-352.

[33] [33] SUKUMARAN V, CHEN Q, LIU F H, et al. Through-package-via formation and metallization of glass interposers[C]//2010 Proceedings 60th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, USA, 2010: 557-563.

[34] [34] LAU J H. Recent advances and trends in advanced packaging[J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2022, 12(2): 228-252.

[35] [35] LAU J H. Recent advances and trends in heterogeneous integrations[J]. Journal of Microelectronics and Electronic Packaging, 2019, 16(2): 45-77.

[36] [36] TUMMALA R R, SUNDARAM V, CHATTERJEE R, et al. Trend from ICs to 3D ICs to 3D systems[C]//2009 IEEE Custom Integrated Circuits Conference, San Jose, CA, USA, 2009: 439-444.

[37] [37] CHALLAL M, MERMOUL A, HOCINE K. High-frequency microstrip dual-band bandpass filter fabricated using FR-4 glass epoxy material[J]. Journal of Physics D: Applied Physics, 2017, 50(49): 495602.

[38] [38] LI W L, ZHANG J H, WANG L Y, et al. Layout optimization of integrated inductors and capacitors using TGV technology[J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2024, 14(1): 106-113.

[39] [39] REN X L, WEI J Y, YU D Q. Design and fabrication of high density 3D IPDs (integrated passive devices) on glass substrate[C]//2020 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA), Nanjing, China, 2020: 127-129.

[40] [40] CHEN Z H, YU D Q, JIANG F. Development of 3-D wafer level packaging for SAW filters using thin glass capping technology[J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2022, 12(2): 375-381.

[41] [41] YU T, YU D Q. Electrical performance characterization of glass substrate for millimeter-wave applications[J]. Journal of Materials Science: Materials in Electronics, 2023, 34(2): 126.

[42] [42] ZHANG G T, CHEN H J, YANG Y, et al. A differentially fed dual-polarized antenna-in-package based on stacked TGV interposers for 5G application[C]//2022 International Conference on Electronics Packaging (ICEP), Sapporo, Japan, 2022: 115-116.

[43] [43] XU S, SHI D Y, GUO C B. A TGV-based antenna in package for 5G mm-wave application[C]//2021 22nd International Conference on Electronic Packaging Technology (ICEPT), Xiamen, China, 2021: 1-4.

[44] [44] LEE J Y, LEE S W, LEE S K, et al. Wafer level packaging for RF MEMS devices using void free copper filled through glass via[C]//2013 IEEE 26th International Conference on Micro Electro Mechanical Systems (MEMS), Taipei, China, 2013: 773-776.

[45] [45] KUANG Y B, HOU Z Q, ZHUO M, et al. Research of wafer-level vacuum packaging based on TGV technology for MEMS devices[C]//2020 IEEE 33rd International Conference on Micro Electro Mechanical Systems (MEMS), Vancouver, BC, Canada, 2020: 988-991.

[46] [46] CHOU B C, VIS W, KHAN B, et al. Design and demonstration of micro-mirrors and lenses for low loss and low cost single-mode fiber coupling in 3D glass photonic interposers[C]//2016 IEEE 66th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, USA, 2016: 497-503.

[47] [47] HODARA H, MOCK P, SKALJO E. Review of OFC 2022 optical networks and communications conference hybrid (virtual/In-person) conference: 6-10 March 2022, San Diego, CA[J]. Fiber and Integrated Optics, 2022, 41(3/4): 63-82.

[48] [48] BRUSBERG L, GRENIER J R, ZAKHARIAN A R, et al. Glass platform for co-packaged optics[J]. IEEE Journal of Selected Topics in Quantum Electronics, 2023: 1-11.

[49] [49] PARK B J, CHOI Y J, CHU C N. Prevention of exit crack in micro drilling of soda-lime glass[J]. CIRP Annals, 2002, 51(1): 347-350.

[50] [50] ARAB J, MISHRA D K, KANNOJIA H K, et al. Fabrication of multiple through-holes in non-conductive materials by electrochemical discharge machining for RF MEMS packaging[J]. Journal of Materials Processing Technology, 2019, 271: 542-553.

[51] [51] BHATT D, WILLIAMS K, HUTT D A, et al. Process optimisation and characterization of excimer laser drilling of microvias in glass[C]//2007 9th Electronics Packaging Technology Conference, Singapore, 2007: 196-201.

[52] [52] OSTHOLT R, AMBROSIUS N, KRUGER R A. High speed through glass via manufacturing technology for interposer[C]//Proceedings of the 5th Electronics System-integration Technology Conference (ESTC), Helsinki, Finland, 2014: 1-3.

[53] [53] CHEN L, WU H, ZHANG M C, et al. Development of laser-induced deep etching process for through glass via[C]//2019 20th International Conference on Electronic Packaging Technology (ICEPT), Hong Kong, China, 2019: 1-4.

[54] [54] CHEN L, YU D Q. Investigation of low-cost through glass vias formation on borosilicate glass by picosecond laser-induced selective etching[J]. Journal of Materials Science: Materials in Electronics, 2021, 32(12): 16481-16493.

[55] [55] PAWAR K, DIXIT P. A critical review of copper electroless deposition on glass substrates for microsystems packaging applications[J]. Surface Engineering, 2022, 38(6): 576-617.

[56] [56] ONITAKE S, INOUE K, TAKAYAMA M, et al. TGV (thru-glass via) metallization by direct Cu plating on glass[C]//2016 IEEE 66th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, USA, 2016: 1316-1321.

[57] [57] SHOREY A B, KURAMOCHI S, YUN C H. Through glass via (TGV) technology for RF applications[J]. International Symposium on Microelectronics, 2015, 2015(1): 386-389.

[58] [58] YANG G N, LUO S G, LI Z, et al. A mini review on the microvia filling technology based on printed metal nano/microparticles[J]. Frontiers in Materials, 2022, 9: 860710.

[59] [59] QIAN L B, XIA Y S, SHI G, et al. Electrical-thermal characterization of through packaging vias in glass interposer[J]. IEEE Transactions on Nanotechnology, 2017, 16(6): 901-908.

[60] [60] ZHAO J, CHEN Z H, QIN F, et al. Thermo-mechanical reliability study of through glass vias in 3D interconnection[J]. Micromachines, 2022, 13(10): 1799.

[61] [61] LAI Y Y, PAN K, PARK S. Thermo-mechanical reliability of glass substrate and through glass vias (TGV): a comprehensive review[J]. Microelectronics Reliability, 2024, 161: 115477.

[62] [62] DEMIR K, SUKUMARAN V, SATO Y, et al. Reliability of fine-pitch through-vias in glass interposers and packages for high-bandwidth computing and communications[J]. Journal of Materials Science: Materials in Electronics, 2018, 29(15): 12669-12680.

[63] [63] AHMED O, JALILVAND G, POLLARD S, et al. The interfacial reliability of through-glass vias for 2.5D integrated circuits[J]. Microelectronics International, 2020, 37(4): 181-188.

[64] [64] DEMIR K, ARMUTLULU A, SUNDARAM V, et al. Reliability of copper through-package vias in bare glass interposers[J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2017, 7(6): 829-837.

[65] [65] MCCANN S, SATO Y, SUNDARAM V, et al. Prevention of cracking from RDL stress and dicing defects in glass substrates[J]. IEEE Transactions on Device and Materials Reliability, 2016, 16(1): 43-49.

[66] [66] MCCANN S, SINGH B, SMET V, et al. Process innovations to prevent glass substrate fracture from RDL stress and singulation defects[J]. IEEE Transactions on Device and Materials Reliability, 2016, 16(4): 622-630.

[67] [67] OKORO C, JAYARAMAN S, POLLARD S. Understanding and eliminating thermo-mechanically induced radial cracks in fully metallized through-glass via (TGV) substrates[J]. Microelectronics Reliability, 2021, 120: 114092.

[68] [68] OKORO C, PARK A Y, ALLOWATT T, et al. Elimination of thermo-mechanically driven circumferential crack formation in copper through-glass via substrate[J]. IEEE Transactions on Device and Materials Reliability, 2021, 21(3): 354-360.

[69] [69] DE WOLF I, CROES K, VARELA PEDREIRA O, et al. Cu pumping in TSVs: effect of pre-CMP thermal budget[J]. Microelectronics Reliability, 2011, 51(9/10/11): 1856-1859.

[70] [70] DE MESSEMAEKER J, PEDREIRA O V, VANDEVELDE B, et al. Impact of post-plating anneal and through-silicon via dimensions on Cu pumping[C]//2013 IEEE 63rd Electronic Components and Technology Conference, Las Vegas, NV, USA, 2013: 586-591.

[71] [71] JIN H, CAI J, WANG Q, et al. Effects of post-CMP annealing on TSV Cu protrusion and leakage current[C]//2016 17th International Conference on Electronic Packaging Technology (ICEPT), Wuhan, China, 2016: 1064-1068.

[72] [72] OKORO C, MAUREY P, POLLARD S. Time and temperature dependence of copper protrusion in metallized through-glass vias (TGVs) fabricated in fused silica substrate[J]. IEEE Transactions on Device and Materials Reliability, 2021, 21(1): 129-136.

[73] [73] PAN K, XU J F, LAI Y Y, et al. In-situ temperature-dependent characterization of copper through glass via (TGV)[J]. Microelectronics Reliability, 2022, 129: 114487.

[74] [74] PAN K, XU J F, LAI Y Y, et al. Investigation of copper and glass interaction in through glass via (TGV) during thermal cycling[C]//2021 IEEE 71st Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 2021: 1660-1666.

[75] [75] YANG J B, PAN K, YIN P C, et al. Adhesion layer influence on thermomechanical reliability of electroplated copper through-glass via (TGV)[C]//2024 IEEE 74th Electronic Components and Technology Conference (ECTC), Denver, CO, USA, 2024: 1820-1825.

[76] [76] BLACK J R. Electromigration: a brief survey and some recent results[J]. IEEE Transactions on Electron Devices, 1969, 16(4): 338-347.

[77] [77] BLECH I A. Electromigration in thin aluminum films on titanium nitride[J]. Journal of Applied Physics, 1976, 47(4): 1203-1208.

[78] [78] HUANG Y T, HSU H H, WU A T. Electromigration-induced back stress in critical solder length for three-dimensional integrated circuits[J]. Journal of Applied Physics, 2014, 115(3): 034904.

[79] [79] TAN C M, NARULA U. Revisit resistance monitoring techniques for measuring TSV/Solder resistance during Electromigration test[C]//2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), Guilin, China, 2014: 1-7.

[80] [80] XIANG J S, CHEN H T, WANG H Z, et al. Reliability study of through glass vias under high current density[C]//2023 24th International Conference on Electronic Packaging Technology (ICEPT), Shihezi City, China, 2023: 1-5.

[81] [81] FAN Z W, CHEN X, WANG Y S, et al. Experimental research on performance degradation of TSV microstructure under thermal cycling, vibration and electrical stress[J]. Microelectronics Reliability, 2022, 138: 114643.

[82] [82] OBA Y, DE MESSEMAEKER J, TYROVOUZI A M, et al. Effect of test structure on electromigration characteristics in three-dimensional through silicon via stacked devices[J]. Japanese Journal of Applied Physics, 2015, 54(5S): 05EE01.

[83] [83] FRANK T, MOREAU S, CHAPPAZ C, et al. Electromigration behavior of 3D-IC TSV interconnects[C]//2012 IEEE 62nd Electronic Components and Technology Conference, San Diego, CA, USA, 2012: 326-330.

[84] [84] GOUSSEAU S, MOREAU S, BOUCHU D, et al. Electro-migration-induced failure in operando characterization of 3D interconnects: microstructure influence[J]. Microelectronics Reliability, 2015, 55(8): 1205-1213.

[85] [85] FANG Z, ZHANG J H, LIU J X, et al. Analysis and optimization of sidewall roughness on microwave performance of through-glass vias in 3-D integrated circuits[J]. IEEE Transactions on Microwave Theory Techniques, 2024, 72(1): 54-63.

[86] [86] TPPER M, NDIP I, ERXLEBEN R, et al. 3-D thin film interposer based on TGV (through glass vias): an alternative to Si-interposer[C]//2010 Proceedings 60th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, USA, 2010: 66-73.

[87] [87] HUANG C, WU K, WANG Z Y. Low-capacitance through-silicon-vias with combined air/SiO2 Liners[J]. IEEE Transactions on Electron Devices, 2016, 63(2): 739-745.

[88] [88] CHEN Q W, HUANG C, WU D, et al. Ultralow-capacitance through-silicon vias with annular air-gap insulation layers[J]. IEEE Transactions on Electron Devices, 2013, 60(4): 1421-1426.