[1] SIMONYAN K, ZISSERMAN A. Very deep convolutional networks for large-scale image recognition[J/OL](2014).

[2] HE K M, ZHANG X Y, REN S Q et al. Deep residual learning for image recognition[C], 770-778(2016).

[3] LIU W, ANGUELOV D, ERHAN D et al. SSD: single shot MultiBox detector[C], 21-37(2016).

[4] LIN Z H, COURBARIAUX M, MEMISEVIC R et al. Neural networks with few multiplications[C](2016).

[5] MISHRA A, NURVITADHI E, COOK J J et al. WRPN: wide reduced-precision networks[C](2018).

[6] ZHOU S C, WU Y X, NI Z et al. DoReFa-Net: training low bitwidth convolutional neural networks with low bitwidth gradients[J/OL](2016).

[7] ZHAO R, SONG W N, ZHANG W T et al. Accelerating binarized convolutional neural networks with software-programmable FPGAs[C], 15-24(2017).

[8] WEI C L, CHEN R L, GAO Q et al. FPGA-based hardware acceleration for CNNs developed using high-level synthesis[J]. Optics and Precision Engineering, 28, 1212-1219(2020).

[9] VENIERIS S I, BOUGANIS C S. fpgaConvNet: mapping regular and irregular convolutional neural networks on FPGAs[J]. IEEE Transactions on Neural Networks and Learning Systems, 30, 326-342(2019).

[10] CHEN X B, YU Z Y. A flexible and energy-efficient convolutional neural network acceleration with dedicated ISA and accelerator[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 26, 1408-1412(2018).

[11] DEVENDRAN M, RAJENDRAN I, PONNUSAMY V et al. Optimization of the convolution operation to accelerate deep neural networks in FPGA[J]. Revue d'Intelligence Artificielle, 35, 511-517(2021).

[12] GUO K Y, SUI L Z, QIU J T et al. Angel-eye: a complete design flow for mapping CNN onto embedded FPGA[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 37, 35-47(2018).

[13] LI G, LIU Z J, LI F R et al. Block convolution: toward memory-efficient inference of large-scale CNNs on FPGA[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 41, 1436-1447(2022).

[14] MELONI P, CAPOTONDI A, DERIU G et al. NEURAGHE: exploiting CPU-FPGA synergies for efficient and flexible CNN inference acceleration on Zynq SoCs[J]. ACM Transactions on Reconfigurable Technology and Systems, 11, 18(2018).

[15] DALLY B. Power, programmability, and granularity: the challenges of ExaScale computing[C], 878(2011).

[16] HAMEED R, QADEER W, WACHS M et al. Understanding sources of ineffciency in general-purpose chips[J]. Communications of the ACM, 54, 85-93(2011).