[1] [1] BANIJAMALI B, RAMALINGAM S, NAGARAJAN K, et al. Advanced reliability study of TSV interposers and interconnects for the 28 nm technology FPGA[C]//2011 IEEE 61st Electronic Components and Technology Conference (ECTC), Lake Buena Vista, FL, USA, 2011: 285-290.

[2] [2] SRIDHARAN V, MIN S, SUNDARAM V, et al. Design and fabrication of bandpass filters in glass interposer with through-package-vias (TPV)[C]//2010 Proceedings 60th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, USA, 2010: 530-535.

[3] [3] SUKUMARAN V, BANDYOPADHYAY T, SUNDARAM V, et al. Low-cost thin glass interposers as a superior alternative to silicon and organic interposers for packaging of 3-D ICs[J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2012, 2(9): 1426-1433.

[4] [4] SUKUMARAN V, KUMAR G, RAMACHANDRAN K, et al. Design, fabrication, and characterization of ultrathin 3-D glass interposers with through-package-vias at same pitch as TSVs in silicon[J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2014, 4(5): 786-795.

[5] [5] TOPPER M, NDIP I, ERXLEBEN R, et al. 3-D thin film interposer based on TGV (through glass vias): an alternative to Si-interposer[C]//2010 Proceedings 60th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, USA, 2010: 66-73.

[6] [6] HWANG H Y, MORRISSEY P, LEE J S, et al. 128×128 silicon photonic MEMS switch package using glass interposer and pitch reducing fibre array[C]//2017 IEEE 19th Electronics Packaging Technology Conference (EPTC), Singapore, 2017: 1-4.

[7] [7] WEI T W, WANG Q, CAI J, et al. Performance and reliability study of TGV interposer in 3D integration[C]//2014 IEEE 16th Electronics Packaging Technology Conference (EPTC), Singapore, 2014: 601-605.

[8] [8] ZHAO J, CHEN Z, QIN F, et al. Thermo-mechanical reliability study of through glass vias in 3D interconnection[J]. Micromachines (Basel), 2022, 13(10): 1799.

[9] [9] LU K H, ZHANG X F, RYU S K, et al. Thermo-mechanical reliability of 3-D ICs containing through silicon vias[C]//2009 59th Electronic Components and Technology Conference, San Diego, CA, USA, 2009: 630-634.

[10] [10] TAKAHASHI S, HORIUCHI K, TATSUKOSHI K, et al. Development of through glass via (TGV) formation technology using electrical discharging for 2.5/3D integrated packaging[C]//2013 IEEE 63rd Electronic Components and Technology Conference, Las Vegas, NV, USA, 2013: 348-352.

[11] [11] SUKUMARAN V, CHEN Q, LIU F H, et al. Through-package-via formation and metallization of glass interposers[C]//2010 Proceedings 60th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, USA, 2010: 557-563.

[12] [12] OKORO C, JAYARAMAN S, POLLARD S. Understanding and eliminating thermo-mechanically induced radial cracks in fully metallized through-glass via (TGV) substrates[J]. Microelectronics Reliability, 2021, 120: 114092.

[13] [13] SHOREY A B, NELSON S F, LEVY D, et al. Glass solutions for wafer level packaging[C]//2019 International Wafer Level Packaging Conference (IWLPC), San Jose, CA, USA, 2019: 1-6.

[14] [14] BLANCHER C, KATHAPERUMAL M, LIU F H, et al. Demonstration of eight metal layer redistribution on glass substrate with fine features and microvia[C]//2023 IEEE 73rd Electronic Components and Technology Conference (ECTC), Orlando, FL, USA, 2023: 1744-1748.

[15] [15] KURAMOCHI S, KUDO H, AKAZAWA M, et al. Glass interposer technology advances for high density packaging[C]//2016 IEEE CPMT Symposium Japan (ICSJ), Kyoto, 2016: 213-216.

[18] [18] PAN K, XU J F, LAI Y Y, et al. Investigation of copper and glass interaction in through glass via (TGV) during thermal cycling[C]//2021 IEEE 71st Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 2021: 1660-1666.

[19] [19] BENALI A, FAQIR M, BOUYA M, et al. Analytical and finite element modeling of through glass via thermal stress[J]. Microelectronic Engineering, 2016, 151: 12-18.

[20] [20] MALTA D, GREGORY C, LUECK M, et al. Characterization of thermo-mechanical stress and reliability issues for Cu-filled TSVs[C]//2011 IEEE 61st Electronic Components and Technology Conference (ECTC), Lake Buena Vista, FL, USA, 2011: 1815-1821.

[21] [21] RYU S K, LU K H, ZHANG X F, et al. Impact of near-surface thermal stresses on interfacial reliability of through-silicon vias for 3-D interconnects[J]. IEEE Transactions on Device and Materials Reliability, 2011, 11(1): 35-43.

[23] [23] OKORO C, GONZALEZ M, VANDEVELDE B, et al. Analysis of the induced stresses in silicon during thermcompression Cu-Cu bonding of Cu-through-vias in 3D-SiC architecture[C]//2007 Proceedings 57th Electronic Components and Technology Conference, Sparks, NV, USA, 2007: 249-255.

[24] [24] PAN K, OKORO C, LAI Y Y, et al. A comparative study of the thermomechanical reliability of fully-filled and conformal through-glass via[C]//2022 IEEE 72nd Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 2022: 1211-1217.

[25] [25] KIM J, KIM S, KIM B, et al. Study of through glass via (TGV) using Bessel beam, ultrashort two-pulses of laser and selective chemical etching[J]. Micromachines, 2023, 14(9): 1766.

[26] [26] CHEN H J, YEH J H, TSAI M Y. Three-point bending strength and failure of window glass substrate by considering edge stress distribution[C]//2018 20th International Conference on Electronic Materials and Packaging (EMAP), Clear Water Bay, Hong Kong, China, 2018: 1-3.

[27] [27] ROUXEL T, YOSHIDA S. The fracture toughness of inorganic glasses[J]. Journal of the American Ceramic Society, 2017, 100(10): 4374-4396.

[29] [29] JIA S L, LEE S, WANG C Y, et al. Warpage simulation/experiments and analysis of 12" wafer level fan-out packaging technology[C]//2018 Electronic Components and Technology Conference (ECTC), San Diego, CA, USA, 2018: 2320-2325..

[30] [30] CHE F X, YAMAMOTO K, RAO V S, et al. Study on warpage of fan-out panel level packaging (FO-PLP) using gen-3 panel[C]//2019 IEEE 69th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, USA, 2019: 842-849.

[31] [31] SHIH M, HUANG C Y, CHEN T H, et al. Electrical, thermal, and mechanical characterization of eWLB, fully molded fan-out package, and fan-out chip last package[J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2019, 9(9): 1765-1775.

[32] [32] VISWANATHAN S, OGAWA T, DEMIR K, et al. High frequency electrical performance and thermo-mechanical reliability of fine-pitch, copper-metallized through-package-vias (TPVs) in ultra-thin glass interposers[C]//2017 IEEE 67th Electronic Components and Technology Conference (ECTC), Orlando, FL, USA, 2017: 1510-1516.

[33] [33] YANG Y L, LIU J L, CHEN G W, et al. Highly reliable four-point bending test using stealth dicing method for adhesion evaluation[C]//2019 International Conference on Electronics Packaging (ICEP), Niigata, Japan, 2019: 28-31.

[35] [35] HUANG T, SUNDARAM V, RAJ P M, et al. Adhesion and reliability of direct Cu metallization of through-package vias in glass interposers[C]//2014 IEEE 64th Electronic Components and Technology Conference (ECTC), Orlando, FL, USA, 2014: 2266-2270.

[36] [36] AHMED O, JALILVAND G, POLLARD S, et al. The interfacial reliability of through-glass vias for 2.5D integrated circuits[J]. Microelectronics International, 2020, 37(4): 181-188.

[37] [37] DEMIR K, OGAWA T, SUNDARAM V, et al. Reliability of through-package-vias from via-first processing with ultra-thin glass[J]. IEEE Transactions on Device and Materials Reliability, 2017, 17(4): 683-691.

[38] [38] WANG S H, HSU W, LIOU Y Y, et al. Layout dependence stress investigation in through glass via interposer architecture using a submodeling simulation technique and a factorial design approach[J]. Micromachines, 2023, 14(8): 1506.