[1] H KANG, S A A SHAH, H W KIM. An energy-efficient 12b 2.56 MS/s SAR ADC using successive scaling of reference voltages. Computers, 72, 2127-2139(2022).

[2] M P MATTADA, H GUHILOT. Non-linear ADC using multiphase clock TDC. International Journal of Scientific & Technology Research, 8, 1971-1975(2019).

[3] J Y WU, S HANSEN, Z H SHI. ADC and TDC implemented using FPGA, 281-286(2007).

[4] C C ZHANG, A HU, D S LIU et al. A 0.4-to-0.8 V 0.1-to-5 MS/s 10 b two-step SAR ADC with TDC-based fine quantizer in 40-nm CMOS. Microelectronics Journal, 141, 105974(2023).

[5] X LI, Y H LIANG. A reconfigurable 8-to-12-b 10-MS/s energy-efficient two-step ADC. Microelectronics Journal, 137, 105831(2023).

[6] T WATANABE, H ISOMURA. All-digital ADC/TDC using TAD architecture for highly-durable time-measurement ASIC, 674-677(2014).

[7] M L ZHANG, C H CHAN, Y ZHU et al. A 0.6-V 13-bit 20-MS/s two-step TDC-assisted SAR ADC with PVT tracking and speed-enhanced techniques. IEEE Journal of Solid-State Circuits, 54, 3396-3409(2019).

[8] N KATIC, R COJBASIC, A SCHMID et al. A sub-mW pulse-based 5-bit flash ADC with a time-domain fully-digital reference ladder. Microelectronics Journal, 46, 1343-1350(2015).

[12] D STOPPA, F BORGHETTI, J RICHARDSON et al. Ultra compact and low-power TDC and TAC architectures for highly-parallel implementation in time-resolved image sensors, 150-154(2011).

[13] A WHITCOMBE, C C LEE, A B K THEKKUMPATE et al. A VTC/TDC-Assisted 4×Interleaved 3.8 GS/s 7b 6.0 mW SAR ADC With 13 GHz ERBW. IEEE Journal of Solid-State Circuits, 58, 972-982(2023).

[15] M L LIU, H Z LIU, X Z LI et al. A 60-m range 6.16-mW laser-power linear-mode LiDAR system with multiplex ADC/TDC in 65-nm CMOS. IEEE Transactions on Circuits and Systems I：Regular Papers, 67, 753-764(2020).

[16] H HOMULLE, S VISSER, E CHARBON. A cryogenic 1 GSa/s，soft-core FPGA ADC for quantum computing applications. IEEE Transactions on Circuits and Systems I：Regular Papers, 63, 1854-1865(2016).

[18] 杨志新, W MAUREEN, 高博等. 13位高无杂散动态范围的SAR ADC. 电子与封装, 22, 46-52(2022).

[20] H ZHAO, F F DAI. A 12-bit 260-MS/s pipelined-SAR ADC with ring-TDC-based fine quantizer for automatic cross-domain scale alignment. IEEE Journal of Solid-State Circuits, 58, 2883-2896(2023).

[21] S H HAN, S PARK, J H CHUN et al. 120 flash LiDAR sensor with fully analog-assisted in-pixel histogramming TDC based on self-referenced SAR ADC, 67, 112-114(6).

[22] B SUPING, W ZHI, W PEIYUAN et al. A 9-Bit 1-GS/s hybrid-domain pseudo-pipelined SAR ADC based on variable gain VTC and segmented TDC. Electronics, 10, 2650-2650(2021).

[23] Z XU, S LEE, M MIYAHARA et al. Sub-picosecond resolution and high-precision TDC for ADPLLs using charge pump and SAR-ADC. IEICE Transactions on Fundamentals of Electronics，Communications and Computer Sciences, 98, 476-484(2015).

[33] J LI, J LACH. Negative-skewed shadow registers for at-speed delay variation characterization, 354-359(2007).

[35] H HOMULLE, F REGAZZONI, E CHARBON. 200 MS/s ADC implemented in a FPGA employing TDCs, 228-235(2015).