[1] [1] ZHENYU W, CHAOQUN P, MENGLONG L, et al. Impact of Back-Gate Radiation on Single-Event Effects of Ultrathin Body and Buried Oxide Fully Depleted Silicon-on-Insulator MOSFETs［J］. Journal of Electronic Materials, 2023, 52（11）： 7496-7503.

[2] [2] OKAWA T, EGUCHI H, TAKI M, et al. 2000 V SOI LDMOS with new drift structure for HVICs［C］. 2016 28th International Symposium on Power Semiconductor Devices and ICs （ISPSD）. IEEE, Prague, Czech Republic, 2016：435-438.

[4] [4] HAITAO L, HONGLI D, LUOXIN W, et al. Study of ultra-low specific on-resistance and high breakdown voltage SOI LDMOS based on electron accumulation effect［J］. Engineering Research Express, 2023, 5（3）.

[5] [5] LI Y, ZHU S, WU J, et al. Research for radiation-hardened high-voltage SOI LDMOS［J］. Journal of Semiconductors, 2019, 40（5）： 41-45.

[7] [7] BO Y, XINGBI C. A 300-V Ultra-Low-Specific On-Resistance High-Side p-LDMOS With Auto-Biased n-LDMOS for SPIC［J］. IEEE Transactions on Power Electronics, 2017, 32（1）： 551-560.

[8] [8] NOVOSELOV S A, GUSEV R M, MASAL’SKII V N. Temperature Dependencies of the Breakdown Voltage of a High-Voltage SOI LDMOS Transistor［J］. Russian Microelectronics, 2024, 53（5）： 456-463.

[10] [10] LI M，LIU A，YAO J, et al. Novel dynamic back-gate control technology for performance improvement in ultrathin double SOI LDMOS［J］. Journal of Power Electronics，2024： 1-10.

[12] [12] YING W, JUAN Y L, FAN Y W, et al. Multiple Trench Split-gate SOI LDMOS Integrated With Schottky Rectifier［J］. IEEE Transactions on Electron Devices, 2017, 64（7）： 3028-3031.

[14] [14] GUO J，HU S，HUANG Y, et al. Improved SOI LDMOS performance by using a partial stepped polysilicon layer as the buried layer［J］. Materials Science in Semiconductor Processing, 2019, 907-912.

[15] [15] SHIMAMOTO S, YANAGIDA Y, SHIRAKAWA S, et al. High performance Pch-LDMOS transistors in wide range voltage from 35V to 200V SOI LDMOS platform technology［C］. 2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs. IEEE, San Diego CA，2011： 44-47.

[17] [17] LIJUAN W，YE H，YUE S, et al. Novel High-K SOI LDMOS with；N；+；Buried Layer［J］. IETE Technical Review, 2022, 39（2）： 310-315.

[18] [18] LING D, YU F G, JUN Z, et al. 3-D analytical model of the high-voltage interconnection effect for SOI LDMOS［J］. Superlattices and Microstructures, 2021, 160.

[19] [19] XIN Z, ZHIXUAN L, ZHANG Y Y, et al. Total-Ionizing-Dose Radiation-Induced Dual-Channel Leakage Current at Unclosed Edge Termination for High Voltage SOI LDMOS［J］. Ieee Transactions On Electron Devices，2021, 68（6）： 2861-2866.

[20] [20] ZHANG Y Y，MING Q，XIN J L, et al. Improved Model on Buried-Oxide Damage Induced by Total-Ionizing-Dose Effect for HV SOI LDMOS［J］. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68（4）： 2064-2070.

[21] [21] LEI S，QI T W，FU Y Z, et al. Effect of Drift Length on Shifts in 400V SOI LDMOS Breakdown Voltage due to TID［J］. IEEE Transactions on Nuclear Science, 2020，67（11）： 1.