[1] Tang S J, Song M M, Wang B Y, et al. Infrared scene generation technology based on hardware-in-the-loop simulation of MOS resistance arrays[J]. Journal of System Simulation, 30, 1319-1327(2018).

[2] Lv J, Kong W H, Li J. Development analysis of foreign tactical missile hardware-in-the-loop simulation capability[J]. Tactical Missile Technology, 2, 99-104(2020).

[3] Huang R S, Li H F, Liu G, et al. Status and development analysis of hardware-in-the-loop simulation technologies for the aircraft[J]. Journal of System Simulation, 31, 1763-1774(2019).

[4] Chen H Y, Zhao S Q, Wu G S, et al. Research on dual-band infrared image generation technology based on MOS resistor array[J]. Air & Space Defense, 3, 96-102(2020).

[5] Gan Z H, Wu M, Zhu J K, et al. Research on a pulse tube cooler for resistor array cooling[J]. Cryogenics, 1, 1-7(2015).

[6] Lassiter T L, Marks J, Dickason J, et al. Modular carrier board and package for infrared LED arrays[J]. IEEE Photonics Journal, 11, 6(2019).

[7] [7] Bryant P, Oleson J, James J, et al. MIRAGE: Developments in IRSP system development, RIIC design, emitter fabrication, perfmance [C]SPIE: Technologies f Synthetic Environments: Hardware in the Loop Testing IX, 2004, 5408: 173187.

[8] [8] James J, Bryant P, Solomon S, et al. OASIS: Cryogenicallyoptimized resistive arrays & IRSP subsystems f spacebackground IR simulation [C]SPIE: Technologies f Synthetic Environments: Hardwarein theLoop Testing XI, 2006, 6208: 20812.

[9] Zhang W T, Chen X, Ye Z H. Stress in HgCdTe large infrared focal plane array detector analyzed with finite element analysis[J]. Journal of Infrared and Millimeter Waves, 40, 308-313(2021).

[10] Yuan Q H, Jing H Q, Zhong L, et al. Thermal stress in high-power semiconductor laser packaging[J]. Chinese Journal of Lasers, 46, 1001009(2019).

[11] Song M M, Tang S J, Wang B Y, et al. Infrared decoy simulation based on MOS resistance array[J]. Infrared and Laser Engineering, 46, 0504002(2017).

[12] Ma B, Cheng Z X, Zhou H M, et al. Development of domestic resistive arrays technology[J]. Infrared and Laser Engineering, 40, 2314-2322(2011).

[13] [13] McHugh S, Franks G, LaVeigne J. Hightemperature MIRAGE XL (LFRA) IRSP system development [C]SPIE: Infrared Imaging Systems: Design, Analysis, Modeling, Testing XXVIII, 2017, 10178: 1017809.

[14] [14] Danielson T, Franks G, Holmes N, et al. Achieving ultrahigh temperatures with a resistive emitter array [C]SPIE: Infrared Imaging Systems: Design, Analysis, Modeling, Testing XXVII, 2016, 9820: 98200Z.

[15] Zhou S, Liu W G, Cai C L, et al. Development and simulation of the microbridge structure of the resistance array infrared scene generator[J]. Journal of Xi’an Technological University, 32, 613-616(2012).

[16] [16] Williams O M, Goldsmith G C, Stockbridge R G. Histy of resist array infrared projects: Hindsight is always 100% operability [C]SPIE: Technologies f Synthetic Environments: Hardware in the Loop Testing X, 2005, 5785: 208224.

[17] [17] Zhang K, Ma B, Huang Y, et al. Testing analysing of 256×256 MOS resist array f IR scene project [C]15th International Conference on Advanced Communications Technology (ICACT), 2013: 143147.