[2] [2] JAHINUZZAMAN S M. Modeling and mitigation of soft errors in nanoscale SRAMs[D]. University of Waterloo, Canada, 2008: 13-15.

[3] [3] CHATTERJEE I, NARASIMHAM B, MAHATME N N, et al. Impact of technology scaling on SRAM soft error rates[J]. IEEE Transactions on Nuclear Science, 2014, 61(6): 3512-3518.

[4] [4] NARASIMHAM B, CHAUDHARY V, SMITH M, et al. Scaling trends in the soft error rate of SRAMs from planar to 5-nm FinFET[C]//IEEE International Reliability Physics Symposium (IRPS). Monterey, CA, USA. 2021: 1-5.

[5] [5] NARASIMHAM B, GUPTA S, REED D, et al. Scaling trends and bias dependence of the soft error rate of 16 nm and 7 nm FinFET SRAMs[C]//IEEE International Reliability Physics Symposium (IRPS). Burlingame, CA, USA. 2018: 4C.1-1-4C.1-4.

[6] [6] HAZUCHA P, SVENSSON C. Impact of CMOS technology scaling on the atmospheric neutron soft error rate[J]. IEEE Transactions on Nuclear Science, 2000, 47(6): 2586-2594.

[7] [7] TAKEUCHI K, SAKAMOTO K, YUKUMATSU K, et al. Voltage dependence of single-event cross-sections of FinFET SRAMs for low LET condition[J]. IEEE Transactions on Nuclear Science, 2023, 70(8): 1755-1759.

[8] [8] KOBAYASHI D, HIROSE K, SAKAMOTO K, et al. An SRAM SEU cross section curve physics model[J]. IEEE Transactions on Nuclear Science, 2022, 69(3): 232-240.

[9] [9] LI J, CHEN W, WU W, et al. SEU effects induced by reactor spallation and accelerator neutron sources in spallation and accelerator neutron sources in nano-SRAMs[C]//4th International Conference on Radiation Effects of Electronic Devices (ICREED). Xi'an, China. 2021: 1-5.

[10] [10] TAKAMI K, COMI Y, ABE SHIN et al. Characterizing SEU cross sections of 12- and 28-nm SRAMs for 6.0, 8.0, and 14.8 MeV neutrons[C]//IEEE International Reliability Physics Symposium (IRPS). Monterey, CA, USA. 2023: 1-6.

[11] [11] ZHANG H, JIANG H, ASSIS T R, et al. Angular effects of heavy-ion strikes on single-event upset response of flip-flop designs in 16-nm bulk FinFET technology[J]. IEEE Transactions on Nuclear Science, 2017, 64(1): 491-496.

[12] [12] MO L H, YE B, LIU J, et al. Single-event upsets (SEUs) induced by heavy ions in 14-nm FinFET SRAM[J]. Nuclear Physics Review, 2021, 38(3): 327-331.

[13] [13] JIN X, TANG M, TU Q K, et al. TCAD simulation research on the influence of particle incidence conditions on single event charge sharing effect of 28 nm SRAM[J]. Electronics & Packaging, 2019.

[14] [14] CHI Y Q, HUANG P C, SUN Q, et al. Characterization of single-event upsets induced by high-LET heavy ions in 16-nm bulk FinFET SRAMs[J]. IEEE Transactions on Nuclear Science, 2022, 69(5): 1176-1181.

[15] [15] KATO T, HASHIMOTO M, MATSUYAMA H. Angular sensitivity of neutron-induced single-event upsets in 12-nm FinFET SRAMs with comparison to 20-nm planar SRAMs[J]. IEEE Transactions on Nuclear Science, 2020, 67(7): 1485-1493.

[16] [16] ZHAO W, GUO X-Q, CHEN W, et al. Simulation of parasitic bipolar transistor effect in nanometric SRAM[J]. Acta Electronica Sinica, 2018, 46(10): 2495-2503.