[1] [1] YAMAMOTO K, KATO K, OU K, et al. Cost effective processes by using negative-tone development application［C］//San Jose, California, USA: Advances in Patterning Materials and Processes XXXII, 2015: 942524.

[2] [2] SAUL L, JEFFREY B, KANE J, et al. An analysis of double exposure lithography options［J］. Proceedings of SPIE-The International Society for Optical Engineering, 2008, 6924: 69242A-69242A-12．

[3] [3] DAS S, SAH K, FALLICA R, et al. EUV based multi-patterning schemes for advanced DRAM nodes［C］//San Jose, USA: Advances in Patterning Materials and Processes XXXIX, 2022.

[4] [4] ZHOU Wenzhan, WEI Fang, ZHANG Yu, et al. Contour-based metrology for assessment of edge placement error and its decomposition into global/local CD uniformity and LELE intralayer overlay［C］//USA: Metrology, Inspection, and Process Control for Semiconductor Manufacturing XXXV, 2021: 62.

[5] [5] ZHANG Libin, DONG Lisong, SU Xiaojing, et al. New alignment mark designs in single patterning and self-aligned double patterning［J］. Microelectronic Engineering, 2017, 179: 18-24.

[7] [7] YUAN Kun, YANG J S, PAN D. Double patterning layout decomposition for simultaneous conflict and stitch minimization［C］//San Diego California, USA: Proceedings of the 2009 International Symposium on Physical Design, 2009: 107-114.