[1] [1] Zhong L, Wu H, Zhang Y, et al. 7.6 a 112 Gb/s/pin single-ended crosstalk-cancellation transceiver with 31 dB loss compensation in 28 nm CMOS[C]//2024 IEEE International Solid-State Circuits Conference (ISSCC), 2024: 134-136.

[2] [2] Zhang B, Vasani A, Sinha A, et al. 6.1 a 112 Gb/s serial link transceiver with 3-tap FFE and 18-tap DFE receiver for up to 43 dB insertion loss channel in 7 nm FinFET technology[C]//2023 IEEE International Solid-State Circuits Conference (ISSCC), 2023: 5-7.

[3] [3] Kim K, Yun D, Baek K, et al. A 48-Gb/s single-ended PAM-4 receiver with adaptive nonlinearity compensation[C]//2023 IEEE International Symposium on Circuits and Systems (ISCAS), 2023: 1-5.

[4] [4] Wu X, Wang Z, Zhao Z, et al. A 20 Gbuad NRZ/PAM4 receiver frontend in 65 nm CMOS[C]//2022 IEEE 16th International Conference on Solid-State & Integrated Circuit Technology (ICSICT), 2022: 1-3.

[5] [5] Hatem O, Dessouky M, El Hennawy A. A 10 Gb/s backplane decision feedback equalizer in 90 nm-CMOS technology[C]//2009 International Conference on Microelectronics - ICM, 2009: 193-196.

[6] [6] Manvel G T, Arman A A, Garik H H, et al. Two stage CTLE for high speed data receiving[C]//2020 IEEE 40th International Conference on Electronics and Nanotechnology (ELNANO), 2020: 374-377.

[7] [7] Xu W, Friedman E G. Clock feedthrough in CMOS analog transmission gate switches[C]//15th Annual IEEE International ASIC/SOC Conference, 2002: 181-185.

[8] [8] Wang H, Lee J. A 21-Gb/s 87-mW transceiver with FFE/DFE/analog equalizer in 65-nm CMOS technology[J]. IEEE Journal of Solid-State Circuits, 2010, 45(4): 909-920.

[9] [9] Razavi B. The StrongARM latch [a circuit for all seasons][J]. IEEE Solid-State Circuits Magazine, 2015, 7(2): 12-17.

[10] [10] Im J, Freitas D, Roldan A B, et al. A 40-to-56 Gb/s PAM-4 receiver with ten-tap direct decision-feedback equalization in 16-nm FinFET[J]. IEEE Journal of Solid-State Circuits, 2017, 52(12): 3486-3502.

[12] [12] Peng P J, Lee P L, Huang H E, et al. A 56-Gb/s PAM-4 transmitter/receiver chipset with nonlinear FFE for VCSEL-based optical links in 40-nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2022, 57(10): 3025-3035.

[13] [13] Wang D, Wang Z, Xu H, et al. A 56-Gbps PAM-4 wireline receiver with 4-tap direct DFE employing dynamic CML comparators in 65 nm CMOS[J]. IEEE Transactions on Circuits and Systems Ⅰ: Regular Papers, 2022, 69(3): 1027-1040.