Semiconductor Optoelectronics, Volume. 46, Issue 2, 202(2025)

Design of a 60 Gb/s PAM4 Signal SerDes Receiver Based on Quarter-Rate Architecture

ZHANG Xuan, ZHANG Chunming, and SONG Yidi
Author Affiliations
  • Collega of Electronic Engineering, Xi'an University of Posts and Telecommunications, Xi'an 710100, CHN
  • show less
    Figures & Tables(0)
    Tools

    Get Citation

    Copy Citation Text

    ZHANG Xuan, ZHANG Chunming, SONG Yidi. Design of a 60 Gb/s PAM4 Signal SerDes Receiver Based on Quarter-Rate Architecture[J]. Semiconductor Optoelectronics, 2025, 46(2): 202

    Download Citation

    EndNote(RIS)BibTexPlain Text
    Save article for my favorites
    Paper Information

    Category:

    Received: Dec. 17, 2024

    Accepted: Sep. 18, 2025

    Published Online: Sep. 18, 2025

    The Author Email:

    DOI:10.16818/j.issn1001-5868.20241217001

    Topics