[1] [1] GUPTA H S, DATTA P, BAGHINI M S, et al. Low power configurable readout integrated circuit f infrared detect [C]2018 31st International Conference on VLSI Design 2018 17th International Conference on Embedded Systems (VLSID), 2018: 198203.

[2] DING Ruijun, YE Zhenhua, ZHOU Wenhon et al. Review of two-color infrared focal plane arrays[J]. Infrared and Laser Engineering, 37, 14-17(2008).

[3] [3] PEIZERAT A, ROSTAING J P, ZITUONI N, et al. An 88 dB SNR, 30 µm pixel pitch InfraRed image sens with a 2step 16 bit AD conversion [C]2012 Symposium on VLSI Circuits (VLSIC), 2012: 128129.

[4] ZHONG Shengyou, YAO Libin, FAN Mingguo et al. 1 280 × 1 024, 10 μm digital IRFPA readout integrated circuit design[J]. Infrared and Laser Engineering, 51, 20211113(2022).

[5] UDOY M R I, ALAM S, ISLAM M M et al. A review of digital pixel sensors[J]. IEEE Access, 13, 8533-8551(2025).

[6] QUE L C, WEI L H, LV J et al. A high resolution single slope ADC with low operation speed for uncooled infrared focal plane array[J]. Applied Mechanics and Materials, 513-517, 4551-4554(2014).

[7] [7] QU Q, ZOU W H. A high dynamic range pulse frequency modulation ADC f ambient light sens [C]2022 10th International Symposium on NextGeneration Electronics (ISNE), 2023: 13.

[8] [8] ZHUO Y, YU S, LU W, et al. Low power readout integrated circuit with PFMbased ADCs employing residue quantization f uncooled infrared imagers[C]2021 IEEE 14th International Conference on ASIC (ASICON), 2021: 14.

[9] ZHANG Sitao, WANG Hongyi, WANG Xuquan et al. A Wide dynamic range pixel level ADC for short-wave IRFPA[J]. Semiconductor Optoelectronics, 43, 341(2022).

[10] FU Zhengnan, FU Zhanglong, TAN Zhiyong et al. A pixel-level, high dynamic, low-power, digital-readout -integrated circuit with hybrid analog-to-digital converter for infrared focal-plane arrays[J]. IEEE Sensors Letters, 7, 1-4(2023).

[11] [11] YANG Sijia, LUO Lingzi, LU Wengao, et al. A 16bit twostep pixellevel ADC f 384288 infrared focal plane array [C]2017 IEEE 12th International Conference on ASIC (ASICON), 2017: 780783.

[12] [12] PEIZERAT A, ARQUES M, VILLARD P, et al. Pixellevel ADC by small ge quantum counting [C]2006 13th IEEE International Conference on Electronics, Circuits Systems, 2006: 423426.

[13] LI Minzeng, LI Fule, ZHANG Chun et al. Pixel-level A/D conversion using voltage reset technique[J]. Journal of Semiconductors, 35, 115009(2014).

[14] GAO W, GAO D, BRASSE D et al. Precise multiphase clock generation using low-jitter delay-locked loop techniques forpositron emission tomography imaging[J]. IEEE Transactions on Nuclear Science, 57, 1063-1070(2010).

[15] LEE S K, PARK S J, PARK H J et al. A 21 fJ/conversion-step 100 kS/s 10-bit ADC with a low-noise time-domain comparator for low-power sensor interface[J]. IEEE Journal of Solid-State Circuits, 46, 651-659(2011).