[1] [1] Miao Yechen. The advantages of fin FET the current research direction[J]. Science & Technology Vision, 2021(15): 9899

[2] Hisamoto D, Lee W C, Kedzierski J, et al. FinFET—a self-aligned double-gate MOSFET scalable to 20 nm[J]. IEEE Transactions on Electron Devices, 47, 2320-2325(2000).

[3] Ma Weibin. Introduction to FinFET device technology[J]. Science and Technology, 26, 104-105(2016).

[4] [4] Shan Chan. Three dimensional simulation of junctionless FinFET[D]. Harbin: Harbin Engineering University, 2014: 2630

[5] Gaynor B D, Hassoun S. Fin shape impact on FinFET leakage with application to multithreshold and ultralow-leakage FinFET design[J]. IEEE Transactions on Electron Devices, 61, 2738-2744(2014).

[6] Falk H. Prolog to: leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits[J]. Proceedings of the IEEE, 91, 303-304(2003).

[7] Li Yapeng, Li Yingfeng, He Zhirong, . Progress of Schottky contact model and carrier transport mechanism at the interface between metal and semiconductor[J]. Materials Reports, 31, 57-62(2017).

[8] [8] Al Imam S. Simulation of a 2D pn junction in silicon thin film incpating quantum transpt f carriers[D]. Montreal: Concdia University, 2006.

[9] Appel J. Electron-electron scattering and transport phenomena in nonpolar semiconductors[J]. Physical Review, 122, 1760-1772(1961).

[10] Chen K J, Häberlen O, Lidow A, et al. GaN-on-Si power technology: devices and applications[J]. IEEE Transactions on Electron Devices, 64, 779-795(2017).

[11] Boukortt N E I, Lenka T R, Patanè S, et al. Effects of varying the fin width, fin height, gate dielectric material, and gate length on the DC and RF performance of a 14-nm SOI FinFET structure[J]. Electronics, 11, 91(2022).

[12] [12] Hu Congzhen. Study on reliability of irradiation effect of SOI FinFET[D]. Xi’an: Xidian University, 2019: 42

[13] Lv Yingbo. Effect of phonon scattering on carrier transport characteristics[J]. College Physics, 36, 10-14(2017).

[14] [14] Taur Y, Ning T H. Fundamentals of modern VLSI devices[M]. New Yk: Cambridge University Press, 1998.

[15] [15] Choi J H, Murthy J, Roy K. The effect of process variation on device temperature in FinFET circuits[C]. 2007 IEEEACM International Conference on ComputerAided Design. 2007: 747751.

[16] Venkateswarlu S, Sudarsanan A, Singh S G, et al. Ambient temperature-induced device self-heating effects on multi-Fin Si n-FinFET performance[J]. IEEE Transactions on Electron Devices, 65, 2721-2728(2018).

[17] Zeng Qingwang, Xu Huifang. Research on the performance of a novel dual material double gate MOSFET[J]. Journal of Anhui University of Science and Technology (Natural Science), 41, 61-66(2021).

[18] Yin Longxiang, Du Gang, Liu Xiaoyan. Impact of ambient temperature on the self-heating effects in FinFETs[J]. Journal of Semiconductors, 39, 094011(2018).

[19] Huang Ning, Liu Weijing, Li Qinghua, . Research and optimization on multi-gate FinFET[J]. Equipment for Electronic Products Manufacturing, 48, 61-67(2019).