[3] C HE. Advanced burn-in- an optimized product stress and test flow for automotive microcontrollers, 1-6(2019).

[4] F ANGIONE. An optimized burn-in stress flow targeting interconnections logic to embedded memories in automotive systems-on-chip, 1-6(2022).

[6] P S WINOKUR. Advanced qualification techniques. IEEE Transactions on Nuclear Science, 41, 538-548(1994).

[8] [8] JEDECSolid State Technology Association.Guidelines for measuring and reporting data for low alpha emitting materials used in semiconductor manufacturing：JEDEC JEP132A［S］.Arlington：JEDEC Solid State Technology Association，2018.

[11] N X NGUYEN. InP HBT IC manufacturing, 712-716(2004).

[12] S MURIEL. Statistical bin analysis on wafer probe, 187-192(2001).

[13] E PADONOU. Spatial risk assessment on circular domains：application to wafer profile monitoring, 223-227(2015).

[14] L I TONG. Modified process control chart in IC fabrication using clustering analysis, 704(1997).

[15] N MOWELL. Criticality of photo track monitoring for lithography defect control, 1-4(2019).

[16] A CHEN. Optimum sampling for track PEB CD integrated metrology, 439-442(2009).

[17] [17] JEDECSolid State Technology Association.Requirements for microelectronic screening and test optimization：JEDEC JEP121B ［S］.JEDEC Solid State Technology Association，2020.

[18] C C CHEN. The failure mode study of the polymer ball interconnected IC package under board level thermal mechanical stress, 424-427(2016).

[19] S Y CHANG. Advanced process monitoring through fault detection and classification for the process development of tantalum nitride thin-film resistors. IEEE Transactions on Semiconductor Manufacturing, 36, 520-526(2023).

[20] J R MOYNE. The process control system standard：deriving a software interoperability standard for advanced process control in semiconductor manufacturing. IEEE Transactions on Semiconductor Manufacturing, 20, 408-420(2007).

[21] S F LEE. RTSPC：a software utility for real-time SPC and tool data analysis. IEEE Transactions on Semiconductor Manufacturing, 8, 17-25(1995).

[22] C I LANG. One class process anomaly detection using kernel density estimation methods. IEEE Transactions on Semiconductor Manufacturing, 35, 457-469(2022).

[23] J P LIU. Dirichlet process gaussian mixture models for real-time monitoring and their application to chemical mechanical planarization. IEEE Transactions on Automation Science and Engineering, 14, 208-221(2017).

[24] R WANG. Spatial correlated data monitoring in semiconductor manufacturing using Gaussian process model. IEEE Transactions on Semiconductor Manufacturing, 32, 104-111(2019).

[26] S M TANG. New burn-in methodology based on IC attributes，family IC burn-in data，and failure mechanism analysis, 185-190(1996).

[27] C HE. Wafer level stress：enabling zero defect quality for automotive microcontrollers without package burn-in, 1-10(2020).

[28] W LUO. Composite wafer defect recognition framework based on multiview dynamic feature enhancement with class-specific classifier. IEEE Transactions on Instrumentation and Measurement, 72, 1-12(2023).

[29] K FORBES. Characterization of the time-dependent reliability fallout as a function of yield for a 130nm SRAM device and application to optimize production burn-in, 165-170(2004).

[30] T KIM. Burn-in effect on yield. IEEE Transactions on Electronics Packaging Manufacturing, 23, 293-299(2000).

[31] F ZAKARIA. Shortening burn-in test：application of a novel approach in optimizing burn-in time using Weibull statistical analysis with HVST, 472(2005).

[32] C L WEY. Burn-in stress test of analog CMOS ICs, 360-365(2004).

[33] M SHAFIEE. Optimising burn-in procedure and warranty policy in lifecycle costing, 540-544(2011).

[35] T R HENRY. Burn-in elimination of a high volume microprocessor using I/sub DDQ, 242-249(1996).

[36] R RAJSUMAN. Iddq testing for CMOS VLSI. Proceedings of the IEEE, 88, 544-568(2000).