Microelectronics, Volume. 55, Issue 4, 507(2025)
Design of Low-power Rail-to-Rail Operational Amplifier with Enhanced Linearity
[6] [6] BOCCIARELLI C, CENTURELLI F, MONSURR P, et al. A class-AB linear transconductor with enhanced linearity[J]. AEU - International Journal of Electronics and Communications, 2021, 140: 153955.
[7] [7] KHORRAMABADI H. A CMOS line driver with 80-dB linearity for ISDN applications[J]. IEEE Journal of Solid-State Circuits, 1992, 27(4): 539-544.
[8] [8] KRISHNAN L. High performance class-AB output stage operational amplifiers for continuous-time sigma-delta ADC[D]. Texas A & M University, 2012.
[9] [9] JUNG W. Op Amp Applications Handbook[M]. Amsterdam: Elevier, 2005.
[10] [10] CHENG Y, HU C. MOSFET modeling & BSIM3 user's guide[M]. New York: Kluwer Academic Publishers, 2002: 41-48.
[11] [11] RAZAVI B. Design of analog CMOS integrated circuits[M]. Second Edition, New York: McGraw-Hill, 2017: 700-701.
[12] [12] QU T X, LIU L H, ZENG X Y, et al. A 0.24-V-input-ripple 8-V-input-offset 10-MHz chopper operational amplifier employing MOS-DAC-based offset calibration[J]. IEEE Solid-State Circuits Letters, 2023, 6: 17-20.
Get Citation
Copy Citation Text
ZHANG Ziou, LI Wenchang, JIAN Haifang, RUAN Wei, LIU Jian, ZHANG Tianyi, TENG Rui, JIA Chenqiang, ZHANG Yixiang. Design of Low-power Rail-to-Rail Operational Amplifier with Enhanced Linearity[J]. Microelectronics, 2025, 55(4): 507
Category:
Received: Nov. 5, 2024
Accepted: Sep. 9, 2025
Published Online: Sep. 9, 2025
The Author Email: