Semiconductor Optoelectronics, Volume. 46, Issue 3, 449(2025)
Design of a Ramp Generator for Large-Scale CMOS Image Sensor Arrays
[1] [1] Takayanagi I, Nakamura J. High-resolution CMOS video image sensors[J]. Proceedings of the IEEE, 2013, 101(1): 61-73.
[2] [2] Watabe T, Kitamura K, Sawamoto T, et al. A 33 Mpixel 120 fps CMOS image sensor using 12 b column-parallel pipelined cyclic ADCs[C]//2012 IEEE International Solid-State Circuits Conference, 2012: 388-390.
[3] [3] Funatsu R, Huang S, Yamashita T, et al. 6.2 133 Mpixel 60 fps CMOS image sensor with 32-column shared high-speed column-parallel SAR ADCs[C]//IEEE International Conference on Solid-State Circuits (ISSCC), 2015: 1-3.
[5] [5] Kawahito S. Column-parallel ADCs for CMOS image sensors and their FoM-based evaluations[J]. IEICE Transactions on Electronics, 2018, E101.C(7): 444-456.
[7] [7] Rhee J, Joo Y. Wide dynamic range CMOS image sensor with pixel level ADC[J]. Electronics Letters, 2003, 39(4): 360-361.
[11] [11] Kim H J. A sun-tracking CMOS image sensor with black-sun readout scheme[J]. IEEE Transactions on Electron Devices, 2021, 68(3): 1115-1120.
Get Citation
Copy Citation Text
ZHU Xiaoxiao, WU Zhijun, ZHAI Jianghao, ZHANG Yixiao. Design of a Ramp Generator for Large-Scale CMOS Image Sensor Arrays[J]. Semiconductor Optoelectronics, 2025, 46(3): 449
Category:
Received: Jan. 7, 2025
Accepted: Sep. 18, 2025
Published Online: Sep. 18, 2025
The Author Email: