[1] [1] ZHAO J, ZHANG B, YANG X F. A 25-30 GHz 6-bit digital attenuator with high accuracy and low insertion loss ［C］// IEEE MTT-S Int Wirel Symp. Poznan, Poland. 2016: 1-3.

[2] [2] BAE J, CAM N. Some recent developments of millimeter-wave RFIC attenuators ［C］// IEEE 21st Int Conf Microw Radar Wirel Commun. Krakow, Poland. 2016: 1-3.

[3] [3] GU P, ZHAO D. A DC-43.5 GHz CMOS switched-type attenuator with capacitive compensation technique ［C］// IEEE Asian Sol Sta Circ Conf. Macau, China. 2019: 77-78.

[4] [4] IARIHANI A E, KOCER F. A phase coherent 7-bit digital step attenuator on 0.18 μm SOI ［C］// EuMIC. Nuremberg, Germany. 2017: 167-170.

[5] [5] CHO M K, BAEK D, KIM J G. DC-20 GHz 5 bit CMOS digital step attenuator with low insertion loss and phase error ［J］. Microw Opt Technol Lett, 2013, 55(4): 762-764

[6] [6] BAE J, CAM N. A novel concurrent 22-29/57-64 GHz dual-band CMOS step attenuator with low phase variations ［J］. IEEE Trans Microw Theo Tech, 2016, 64(6): 1867-1875.

[7] [7] SONG I, CHO M K, CRESSLER J D. Design and analysis of a low loss, wideband digital step attenuator with minimized amplitude and phase variations ［J］. IEEE J Sol Sta Circ, 2018, 53(8): 2202-2213.

[8] [8] KODAK U, REBEIZ G M. Bi-directional flip-chip 28 GHz phased-array core-chip in 45 nm CMOS SOI for high-efficiency high-linearity 5G systems ［J］. IEEE Radio Freq Integr Circ Symp (RFIC). Honolulu, HI, USA. 2017: 61-64.

[9] [9] YI Y, ZHAO D, YOU X. A Ka-band CMOS digital-controlled phase-invariant variable gain amplier with 4-bit tuning range and 0.5-dB resolution ［J］. IEEE Radio Freq Integr Circ Symp (RFIC). Philadelphia, PA, USA. 2018: 152-155.