Microelectronics, Volume. 52, Issue 1, 42(2022)
Design of a Controllable Delay Asynchronous FIFO Circuit
References(3)
[2] [2] CUMMINGS C E. Simulation and synthesis techniques for asynchronous FIFO design ［EB/OL］. http://www.sunburst-design.com/papers, 2021-07.
[7] [7] LIU X, HUI X, LIU H, et al. An efficient blind calibration method for nonlinearity mismatches in M-channel TIADCs ［J］. IEICE Elec Expr, 2017, 14(11): 1-11.
[11] [11] LU H, LIN B, ZHANG S. A digital-background TIADC calibration architecture and a fast calibration algorithm for timing-error mismatch ［C］ // Int Conf ASIC. Guilin, China. 2007: 253-256.
Tools
Get Citation
Copy Citation Text
CHEN Tingting, LU Feng, WAN Shuqin, SHAO Jie. Design of a Controllable Delay Asynchronous FIFO Circuit[J]. Microelectronics, 2022, 52(1): 42
Paper Information
Category:
Received: Jul. 24, 2021
Accepted: --
Published Online: Jun. 14, 2022
The Author Email:
© Copyright 2018-2021 | Chinese Laser Press.
All Rights Reserved 沪ICP备15018463号-20