The future is frozen: cryogenic CMOS for high-performance computing

R. Saligram; A. Raychowdhury; Suman Datta

doi:10.1016/j.chip.2023.100082

Chip, Volume. 3, Issue 1, 100082(2024)

The future is frozen: cryogenic CMOS for high-performance computing

R. Saligram^*, A. Raychowdhury, and Suman Datta

Author Affiliations

School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta , USA

show less

References(20)

[2] [2] D.M. Carlson, D.C. Sullivan, R.E. Bach, D.R. Resnick. The ETA 10 liquid-nitrogen-cooled supercomputer system. 10.1109/16.30952

[5] [5] R. Saligram, et al.. Power performance analysis of digital standard cells for 28 nm bulk CMOS at cryogenic temperature using BSIM models. 10.1109/JXCDC.2021.3131100

[6] [6] A. Beckers, F. Jazaeri, C. Enz. Cryogenic MOSFET threshold voltage model. In ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC),, IEEE (2019), pp. 94-97.10.1109/ESSDERC.2019.8901806

[7] [7] A. Beckers, F. Jazaeri, C. Enz. Theoretical limit of low temperature subthreshold swing in field-effect transistors. 10.1109/LED.2019.2963379

[8] [8] S.S. Cheema, et al.. Ultrathin ferroic HfO2–ZrO2 superlattice gate stack for advanced transistors. 10.1038/s41586-022-04425-6

[9] [9] W. Li, et al.. Enhancement in capacitance and transconductance in 90 nm nFETs with HfO2 - ZrO2 superlattice gate stack for energy-efficient cryo-CMOS. In 2022 International Electron Devices Meeting (IEDM), IEEE (2022), pp. 22.3.1-22.3.4.10.1109/IEDM45625.2022.10019496

[10] [10] A.D. Gaidhane, et al.. Design exploration of 14 nm FinFET for energy-efficient cryogenic computing. 10.1109/JXCDC.2023.3330767

[11] [11] G. Pahwa, P. Kushwaha, A. Dasgupta, S. Salahuddin, C. Hu. Compact modeling of temperature effects in FDSOI and FinFET devices down to cryogenic temperatures. 10.1109/TED.2021.3097971

[12] [12] F. Jazaeri, A. Beckers, A. Tajalli, J.-M. Sallese. A review on quantum computing: from qubits to front-end electronics and cryogenic MOSFET physics. In 2019 MIXDES - 26th International Conference “Mixed Design of Integrated Circuits and Systems”, IEEE (2019), pp. 15-25.10.23919/MIXDES.2019.8787164

[13] [13] A. Beckers, F. Jazaeri, C. Enz. Cryogenic MOS transistor model. 10.1109/TED.2018.2854701

[14] [14] A. Chabane, et al.. Cryogenic characterization and modelling of 14 nm bulk FinFET technology. In ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC), IEEE (2021), pp. 67-70.10.1109/ESSCIRC53450.2021.9567802

[15] [15] A. Grill, et al.. 10.1109/IRPS48227.2022.9764594

[16] [16] V. Moroz, et al.. Challenges in design and modeling of cold CMOS HPC technology. In 2021 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), IEEE (2021), pp. 107-110.10.1109/SISPAD54002.2021.9592537

[17] [17] R. Saligram, S. Datta, A. Raychowdhury. Scaled back end of line interconnects at cryogenic temperatures. 10.1109/LED.2021.3117277

[18] [18] R. Saligram, S. Datta, A. Raychowdhury. Design space exploration of interconnect materials for cryogenic operation: electrical and thermal analyses. 10.1109/TCSI.2022.3195636

[19] [19] C.J. Glassbrenner, G.A. Slack. Thermal conductivity of silicon and germanium from 3 °K to the melting point. 10.1103/PhysRev.134.A1058

[20] [20] E. Seevinck, F.J. List, J. Lohstroh. Static-noise margin analysis of MOS SRAM cells. 10.1109/JSSC.1987.1052809

[21] [21] R. Saligram, S. Datta, A. Raychowdhury. CryoMem: a 4 K–300 K 1.3 GHz eDRAM macro with hybrid 2T-gain-cell in a 28 nm logic process for cryogenic applications. In 2021 IEEE Custom Integrated Circuits Conference (CICC), IEEE (2021), pp. 1-2.10.1109/CICC51472.2021.9431527

[22] [22] W. Chakraborty, et al.. Pseudo-static 1T capacitorless DRAM using 22 nm FDSOI for cryogenic cache memory. In 2021 IEEE International Electron Devices Meeting (IEDM), IEEE (2021), pp. 40.1.1-40.1.4.10.1109/IEDM19574.2021.9720578

[23] [23] W. Chakraborty, et al.. 10.1109/VLSITechnologyandCir46769.2022.9830483

Tools

Get Citation

Copy Citation Text

R. Saligram, A. Raychowdhury, Suman Datta. The future is frozen: cryogenic CMOS for high-performance computing[J]. Chip, 2024, 3(1): 100082

Download Citation

EndNote(RIS)BibTex Plain Text

Set citation alerts for article

Save article for my favorites

Paper Information

Category: Research Articles

Received: May. 31, 2023

Accepted: Dec. 20, 2023

Published Online: Jan. 23, 2025

The Author Email: R. Saligram (rakshith.saligram@gatech.edu)

DOI:10.1016/j.chip.2023.100082

Topics

laser devices and laser physics

Lasers and Laser Optics

Laser physics

laser manufacturing

Instrumentation, Measurement and Metrology