[2] [2] Higashisaka N, Shimada M, Ohta A, et al. GaAs DCFL 2.5 Gbps 16-bit Multiplexer/Demultiplexer LSI's [J]. IEEE Journal of Solid-State Circuits,1994, 29(7): 808-814.

[3] [3] Yang C K K, Farjad-Rad, Horowitz, et al. A 0.6/spl mu/m CMOS 4Gb/s Transceiver with Data Recovery Using Oversampling [C]. Kyoto:1997 Symposium on VLSI Circuits, 1997.

[4] [4] Fukaishi M, Nakamura K, Sato M, et al. A 4.25-Gb/s CMOS Fiber Channel Transceiver with Asyn-chronous Tree-type Demultiplexer and Frequency Conversion Architecture [J]. IEEE Journal of Solid-State Circuits, 1998, 33(12): 2139-2147.

[5] [5] IEEE. IEEE Standard for Low-Voltage Differential Signals (LVDS) for Scalable Coherent Interface (SCI): IEEE Std 1596. 3 [S]. New York: Institute of Electrical and Electronics Engineers, 1996.

[6] [6] Boni A, Pierazzi A, Vecchi D. LVDS I/O Interface for Gb/s-per-pin Operation in 0. 35-/spl mu/m CMOS [J]. IEEE Journal of SolidState Circuits, 2001, 36(4) : 706-711.

[7] [7] Fan K X, Xu G H, Xu Y, et al. Design of a High Performance Low Voltage Differential Signal Receiver [C]. Singapore: 5th International Conference on Electronics, Communications and Networks, 2016.