[1] Zhang X Q, Yu S H. Discussion on the Prospect of Informatization and Network Evolution[J]. Study on Optical Communications, 1-6(2021).

[2] Feynman R P. There's Plenty of Room at the Bottom[J]. Resonance, 890-905(2011).

[3] Zhang X Q, Yu S H. Address the Challenges of Bandwidth and Power Consumption through Photonics-electronics Convergence[J]. Study on Optical Communications, 1-14(2021).

[4] Moore G E. Cramming More Components onto Integrated Circuits[J]. Proceedings of the IEEE, 86, 82-85(1998).

[5] Ghosh A, Corves B[M]. Introduction to Micromechanisms and Microactuators(2015).

[6] Chen W, Bottoms W R, Salmon T et al. HIR Overview and Executive Summary[DB/OL]. https://eps.ieee.org/images/files/HIR_2021/ch01_overview.pdf

[7] Huang R. Development and Discussion of Integrated Circuit Technology in the Post-moore Era[DB/OL]. https://www.bilibili.com/video/BV1ey4y137FU/

[8] Chen T S, Dai J Y, Wu L S et al. Heterogeneous Integration in Transistors Level and Its Typical Applications[J]. Research & Progress of SSE, 43, 95-100(2023).

[9] Moore S K. A Better Way to Measure Progress in Semiconductors[EB/OL]. https://spectrum.ieee.org/a-better-way-to-measure-progress-in-semiconductors

[10] Wu Y Q, Bu W H, Kang J et al. Development and Challenges of FinFET and GAA for Sub-3 nm CMOS Technology Node[J]. Micro/Nano Electronics and Intelligent Manufacturing, 3, 14-26(2021).

[12] Weckx P, Ryckaert J, Litta E D et al. Novel Forksheet Device Architecture as Ultimate Logic Scaling Device towards 2 nm[C], 8993635(2019).

[13] Ye S, Liu L, Ma Y et al. Stacked Lateral Gate-all-around Metal-oxide-semiconductor Field-effect Transistors and Their Three-dimensional Integrated Circuits[J]. Silicon, 15, 2467-2478(2023).

[14] Yakimets D, Eneman G, Schuddinck P et al. Vertical GAAFETs for the Ultimate CMOS Scaling[J]. IEEE Transactions on Electron Devices, 62, 1433-1439(2015).

[15] Lin M S, Huang T C, Tsai C C et al. A 7 nm 4 GHz Arm®-core-based CoWoS® Chiplet Design for High Performance Computing[C], 8778161(2019).

[16] Hu C C, Chen M F, Chiou W C et al. 3D Multi-chip Integration with System on Integrated Chips (SoICTM)[C], 8776486(2019).

[17] Yoshida J. AMD, TSMC & Imec Show Their Chiplet Playbooks at ISSCC[EB/OL]. https://www.eetimes.com/amd-tsmc-imec-show-their-chiplet-playbooks-at-isscc/

[18] Chen W, Bottoms W R, Salmon T et al. Integrated Photonics[DB/OL]. https://eps.ieee.org/images/files/HIR_2023/ch09_photonics.pdf

[19] Naffziger S, Beck N, Burd T et al. Pioneering Chiplet Technology and Design for the AMD EPYC™ and Ryzen™ Processor Families: Industrial Product[C], 9499852(2021).

[21] Wong H. On the CMOS Device Downsizing, More Moore, More than Moore, and More-than-Moore for More Moore[C], 9569101(2021).

[22] Xiong X, Tong A, Wang X et al. Demonstration of Vertically-stacked CVD Monolayer Channels: MoS2 Nanosheets GAA-FET with Ion>700 μA/μm and MoS2/WSe2 CFET[C], 9720533(2021).

[24] Ellinger F, Claus M, Schröter M et al. Review of Advanced and Beyond CMOS FET Technologies for Radio Frequency Circuit Design[C], 6169233(2011).

[25] Yu J Z[M]. Semiconductor Photonics(2015).

[26] Wetzstein G, Ozcan A, Gigan S et al. Inference in Artificial Intelligence with Deep Optics and Photonics[J]. Nature, 588, 39-47(2020).

[27] Yu S H, Zhang X Q[M]. Information Optoelectronics(2019).

[28] Sakamoto T, Sato N, Segawa T. Photonics-electronics Convergence Technologies for Disaggregated Computing[J]. NTT Technical Review, 19, 58-64(2021).

[29] Ishizaki T, Yamabe Y. Memory-centric Architecture for Disaggregated Computers[J]. NTT Technical Review, 19, 65-69(2021).

[30] Alcorn P. Intel Demos 8-Core, 528-Thread PIUMA Chip with 1 TB/s Silicon Photonics[DB/OL]. https://www.tom-shardware.com/news/intel-demoes-8-core-528-thread-puma-chip-with-1-tbs-silicon-photonics

[31] Zhou Z P, Xu P F, Dong X W. Computing on Silicon Photonic Platform[J]. Chinese Journal of Lasers, 47, 9-23(2020).

[32] McMahon P L. The Physics of Optical Computing[J]. Nature Reviews Physics, 5, 717-734(2023).

[33] Hamerly R, Bernstein L, Sludds A et al. Large-scale Optical Neural Networks based on Photoelectric Multiplication[J]. Physical Review X, 9, 021032(2019).

[34] Shen Y, Harris N C, Skirlo S et al. Deep Learning with Coherent Nanophotonic Circuits[J]. Nature Photonics, 11, 441-446(2017).

[35] Kitayama K I, Notomi M, Naruse M et al. Novel Frontier of Photonics for Data Processing-Photonic Accelerator[J]. APL·Photonics, 4, 090901(2019).

[36] Zhou T, Sun L J, Gu J et al[M]. Microwave Photon Signal Processing Technology(2023).

[37] Jia R, Kumar S, Tan T C et al. Valley-conserved Topological Integrated Antenna for 100-Gbps THz 6G Wireless[J]. Science Advances, 9, eadi8500(2023).

[38] Foxton W S. Silicon Photonics Reaches Prime Time[DB/OL]. https://www.eetimes.eu/silicon-photonics-reaches-prime-time/

[39] Atabaki A H, Moazeni S, Pavanello F et al. Integrating Photonics with Silicon Nanoelectronics for the Next Generation of Systems on a Chip[J]. Nature, 556, 349-354(2018).

[40] Wade M, Anderson E, Ardalan S et al. TeraPHY: a Chiplet Technology for Low-Power, High-bandwidth In-package Optical I/O[J]. IEEE Micro, 40, 63-71(2020).

[42] Reed G T, Mashanovich G Z, Gardes F Y et al. Recent Breakthroughs in Carrier Depletion based Silicon Optical Modulators[J]. Nanophotonics, 3, 229-245(2014).

[44] Zhang X Q, Xiao X, Yu S H. Technological Progress of Information Optoelectronics Microelectronization and Discussion on Its Development[J]. Study on Optical Communications, 1-10(2023).