Microelectronics, Volume. 53, Issue 5, 861(2023)

An Adjustable Charge Pump for Computing-in-Memory Array of Flash

LIU Bozhi, YU Zhiguo, and GU Xiaofeng
Author Affiliations
  • [in Chinese]
  • show less

    [1] [1] LIU D, YAO L, LONG L, et al. A workload-aware flash translation layer enhancing performance and lifespan of TLC/SLC dual-mode flash memory in embedded systems [J]. Microprocessors & Microsystems, 2017, 52(1): 343-354.

    [2] [2] LEE S T, LEE J H. Neuromorphic computing using NAND flash memory architecture with pulse width modulation scheme [J]. Frontiers in Nneuroscience, 2020, 14: 571292.

    [3] [3] RAJAEI R, AMIRANY A. Nonvolatile low-cost approximate spintronic full-adders for computing in memory architectures [J]. IEEE Transactions on Magnetics, 2020, 56(4): 1-8.

    [4] [4] MATOUSEK D, BERAN L. Comparison of positive and negative Dickson charge pump and Fibonacci charge pump [C]// 2017 International Conference on Applied Electronics. Pilsen, Czech Republic. 2017: 1-4.

    [5] [5] DANESH A R, HEYDARI P. A comprehensive analysis of charge-pump-based multi-Stage multi-output DC-DC converters [C]// 2021 IEEE International Symposium on Circuits and Systems. Daegu, Korea. 2021: 1-5.

    [6] [6] SHI Z, ZHAO Y, YANG B, et al. A high-performance charge pump for 40 nm delay locked loops [C]// 2021 IEEE 4th Advanced Information Management, Communicates, Electronic and Automation Control Conference. Chongqing, China. 2021, 4: 243-247.

    [9] [9] XIE Y, HUANG S, XUE Y, et al. A low-voltage with high pumping efficiency charge pump for flash memory [C]// Journal of Physics Conference Series. Shenzhen, China. 2020: 052027.

    [10] [10] TSAI J H, KO S A, WANG H H, et al. A 1 V input, 3-to-6V output, integrated 58%-efficient charge-pump with hybrid topology and parasitic energy collection for 66% area reduction and 11% efficiency improvement [C]// 2014 IEEE Asian Solid-State Circuits Conference. Kaohsiung, China. 2014: 233-236.

    [11] [11] YIM T, LEE S, LEE C, et al. A low-voltage charge pump with high pumping efficiency [C]// TENCON 2018 -IEEE Region 10 Conference. Jeju, Korea. 2018: 2135-2139.

    [12] [12] KHOURI O, GREGORI S, CABRINI A, et al. Improved charge pump for flash memory applications in triple well CMOS technology [C]// IEEE International Symposium on Industrial Electronics. L′Ayuila, Italy. 2002: 1322-1326.

    [13] [13] CHENG C Y, LEUNG K N, SUN Y K, et al. Design of a low-voltage CMOS charge pump [C]// The 4th IEEE International Symposium on Electronic Design, Test and Applications. Hongkong, China. 2008: 342-345.

    [14] [14] HSIEH Z H, HUANG N X, SHIAU M S, et al. A novel mixed-structure design for high-efficiency charge pump [C]// 2009 MIXDES-16th International Conference Mixed Design of Integrated Circuits & Systems. Lodz, Poland. 2009: 210-214.

    [15] [15] YIM T, LEE C, YOON H. A high speed modified Dickson charge pump [C]// 2021 IEEE International Symposium on Circuits and Systems. Daegu, Korea. 2021: 1-5.


    Get Citation

    Copy Citation Text

    LIU Bozhi, YU Zhiguo, GU Xiaofeng. An Adjustable Charge Pump for Computing-in-Memory Array of Flash[J]. Microelectronics, 2023, 53(5): 861

    Download Citation

    EndNote(RIS)BibTexPlain Text
    Save article for my favorites
    Paper Information


    Received: Feb. 20, 2023

    Accepted: --

    Published Online: Jan. 3, 2024

    The Author Email: