[2] [2] SHARKIA A, MIRABBASI S, SHEKHAR S. A type-I sub-sampling PLL with a 100 × 100 m2 footprint and −255-dB FOM[J]. IEEE Journal of Solid-State Circuits, 2018, 53(12): 3553-3564.

[3] [3] HATI M K, BHATTACHARYYA T K. A high o/p resistance, wide swing and perfect current matching charge pump having switching circuit for PLL[J]. Microelectronics Journal, 2013, 44(8): 649-657.

[4] [4] AMER A G, IBRAHIM S A, RAGAI H F. A novel current steering charge pump with low current mismatch and variation[C]//2016 IEEE International Symposium on Circuits and Systems. Montreal, QC, Canada. 2016: 1666-1669.

[5] [5] CHOI Y S, HAN D H. Gain-boosting charge pump for current matching in phase-locked loop[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2006, 53(10): 1022-1025.

[6] [6] ZU J T, XING X P, FENG H G. A charge pump with perfect current matching applied to phase-locked loop in 65nm CMOS[C]//2021 IEEE 14th International Conference on ASIC. Kunming, China. 2021: 1-4.

[8] [8] RHEE W. Design of high-performance CMOS charge pumps in phase-locked loops[C]//1999 IEEE International Symposium on Circuits and Systems. Orlando, FL, USA. 1999: 545-548.

[9] [9] GE W G, MA T L, XIAO J H, et al. A high-speed and low-noise charge pump for PLL[C]//2023 5th International Conference on Circuits and Systems. Huzhou, China. 2023: 268-272.