[1] [1] CLARA M, KLATZER W, SEGER B, et al. A 1.5 V 200 MS/s 13 b 25 mW DAC with randomized nested background calibration in 0.13 μm CMOS ［C］// IEEE ISSCC. San Francisco, CA, USA. 2007: 250-251.

[2] [2] CHENG L, CHEN C X, YE F, et al. A digitally calibrated current-steering DAC with current-splitting array ［C］// IEEE 55th Int MWSCAS. Boise, ID, USA. 2012: 278-281.

[3] [3] MERCER D A. Low-power approaches to high-speed current-steering digital-to-analog converters in 0.18 μm CMOS ［J］. IEEE J Sol Sta Circ, 2007, 42(8): 1688-1698.

[4] [4] SCHOFIELD W, MERCER D, ONGE L S. A 16 b 400 MS/s DAC with <-80 dBc IMD to 300 MHz and <-160 dBm/Hz noise power spectral density ［C］// IEEE ISSCC. San Francisco, CA, USA. 2003: 126-127.

[5] [5] SHAPERO S, HASLER P. Mismatch characterization and calibration for accurate and automated analog design ［J］. IEEE Trans Circ & Syst, 2013, 60(3): 548-556.

[6] [6] PELGROM M J M, DUIMAIJER A C J, WELBERS A P G. Matching properties of MOS transistors ［J］. IEEE J Sol Sta Circ, 1989, 24(5): 1433-1440.

[7] [7] ANDRICCIOLA P, TUINHOUT H P. The temperature dependence of mismatch in deep-submicrometer bulk MOSFETs ［J］. IEEE Elec Dev Lett, 2009, 30(6): 690-692.

[8] [8] ENGEL G, CLARA M, ZHU H Y, et al. A 16-bit 10 Gsps current steering RF DAC in 65 nm CMOS achieving 65 dBc ACLR multi-carrier performance at 4.5 GHz Fout ［C］// IEEE Symp VLSI Circ. Kyoto, Japan. 2015: 166-167.