[1] [1] ARIKAN E. Channel polarization: a method for constructing capacity-achieving codes for symmetric binary-input memoryless channels ［J］. IEEE Trans Inform Theo, 2009, 55(7): 3051-3073.

[2] [2] LEROUX C, TAL L, VARDY A, et al. Hardware architectures for successive cancellation decoding of polar codes ［C］ // IEEE ICASSP. Prague, Czech Republic. 2011: 1665-1668.

[3] [3] ZHANG C, PARHI K K. Latency analysis and architecture design of simplified SC polar decoders ［J］. IEEE TCAS-II, 2014, 61(2): 115-119.

[4] [4] PIAO Z Y, KIM Y J, CHUNG J G. Efficient successive cancellation decoder for polar codes based on frozen bits ［C］ // IEEE APCCAS. Jeju, South Korea. 2016: 585-587.

[5] [5] BIAN X, DAI J C, NIU K, et al. A low-latency SC polar decoder based on the sequential logic optimization ［C］ // IEEE ISWCS. Lisbon, Portugal. 2018: 1-5.

[6] [6] ALAMDAR-YAZDI A, KSCHISCHANG F R. A simplified successive-cancellation decoder for polar codes ［J］. IEEE Commun Lett, 2011, 15(12): 1378-1380.

[7] [7] YUAN B, PARHI K. Successive cancellation decoding of polar codes using stochastic computing ［C］ // IEEE ISCAS. Lisbon, Portugal. 2015: 3040-3043.

[8] [8] BERHAULT G, LEROUX C. Partial sums computation in polar codes decoding ［C］ // IEEE ISCAS. Lisbon, Portugal. 2015: 826-829.