[1] [1] YASUYUKI OKUMA, ISHIDA K, RYU Y, et al.0.5-V input digital LDO with 98.7% current efficiency and 2.7-μA quiescent current in 65 nm CMOS[C]//IEEE Custom Integrated Circuits Conference. San Jose, CA, USA.2010: 1-4,

[2] [2] JUNG J H, HONG S K, KWON O K. A Fast transient response hybrid LDO with highly accurate dc voltage using countable bidirectional binary search and soft swap switching[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2020, 67(12): 3272-3276.

[3] [3] LALENI N, TSIOUGKOS A, PAVLIDIS V. Hybrid capacitor-less LDO with switched-mode dead-zone control[C]//International Conference on SMACD and 16th Conference on PRIME, online, 2021: 1-4.

[4] [4] KIM S J, KIM D, HAM H, et al. A 67.1ps FOM, 0.5V-Hybrid digital LDO with asynchronous feedforward control via slope detection and synchronous PI with state-based hysteresis clock switching[J]. IEEE Solid State Circuits Letters, 2018, 1(5): 130-133.

[5] [5] LEUNG K N, MOK P K T. Analysis of multistage amplifier-frequency compensation[J]. IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications, 2001, 48(9): 1041-1056.

[6] [6] JEON H J, KIM Y B. A CMOS low-power low-offset and high-speed fully dynamic latched comparator[C]//23rd IEEE International SOC Conference. Las Vegas, NV, USA. 2010: 285-288.

[7] [7] HAZUCHA P, KARNIK T, BLOECHELl B A, et al. Area-efficient linear regulator with ultra-fast load regulation[J]. IEEE Journal of Solid-State Circuits, 2005, 40(4): 933-940.

[9] [9] ZHANG Y, SONG H, ZHOU R, et al. A capacitor-less ripple-less hybrid LDO with exponential ratio array and 4000x load current range[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2018, 66(1): 36-40.