Microelectronics, Volume. 51, Issue 4, 598(2021)
Modeling and Verification of a Symmetrical Square Enclosed Layout Transistor NMOS Device
[1] [1] XAPSOS M. A brief history of space climatology: from the big bang to the present [J]. IEEE Trans Nucl Sci, 2019, 66(1): 17-37.
[2] [2] FLEETWOOD D M. Evolution of total ionizing dose effects in MOS devices with moore’s law scaling [J]. IEEE Trans Nucl Sci, 2018, 65(8): 1465-1481.
[3] [3] FACCIO F, CERVELLI G. Radiation-induced edge effects in deep submicron CMOS transistors [J]. IEEE Trans Nucl Sci, 2005, 52(6): 2413-2420.
[4] [4] ZHOU X, LUO P, HE L Y, et al. A radiation-hard waffle layout for BCD power MOSFET [C] // IEEE 12th Int Conf ASIC. Guiyang, China. 2017: 773-775.
[5] [5] SCHWANK J R, SHANEYFELT M R, FLEETWOOD D M, et al. Radiation effects in MOS oxides [J]. IEEE Trans Nucl Sci, 2008, 55(4): 1833-1853.
[6] [6] NIKOLAOU A, BUCHER M, MAKRIS N, et al. Modeling of high total ionizing dose (TID) effects for enclosed layout transistors in 65 nm bulk CMOS [C] // Proceed CAS. Sinaia, Romania. 2018: 133-136.
[7] [7] LEE M S, LEE H C. Dummy gate-assisted n-MOSFET layout for a radiation-tolerant integrated circuit [J]. IEEE Trans Nucl Sci, 2013, 60(2): 3084-3091.
[8] [8] CHAMPION C L, LA RUE G S. Accurate SPICE models for CMOS analog radiation-hardness-by-design [J]. IEEE Trans Nucl Sci, 2005, 52(6): 2542-2549.
Get Citation
Copy Citation Text
JIANG Pengkai, LUO Ping, WU Yucao, LING Rongxun. Modeling and Verification of a Symmetrical Square Enclosed Layout Transistor NMOS Device[J]. Microelectronics, 2021, 51(4): 598
Category:
Received: Nov. 9, 2020
Accepted: --
Published Online: Feb. 21, 2022
The Author Email: