[1] [1] LEE T C, LI Y L. Incremental timing-driven placement with approximated signoff wire delay and regression-based cell delay ［J］. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 27(10): 2434-2446.

[2] [2] FREELEY J, MISHAGLI D, BRAZIL T, et al. Statistical simulations of delay propagation in large scale circuits using graph traversal and kernel function decomposition ［C］ // International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design. Prague, Czech Republic. 2018: 213-219.

[3] [3] MISHAGLI D, KOSKIN E, BLOKHINA E. Path-based statistical static timing analysis for lar-ge integrated circuits in a weak correlation approximation ［C］ // 2019 IEEE International Symposium on Circuits and Systems (ISCAS). Sapporo, Japan. 2019: 1-5.

[4] [4] TANG A X, JHA N K. Gen fin: genetic algorithm-based multi objective statistical logic circuit optimization using incremental statistical analysis ［J］. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24(3): 1126-1139.

[5] [5] LI B, CHEN N, XU Y, et al. On timing model extraction and hierarchical statistical timing analysis ［J］. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2013, 32(3): 367-380.

[7] [7] SHONIKER M, OLEYNIKOV O, COCKBURN B F, et al. Automatic selection of process corner simulations for faster design verification ［J］. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37(6): 1312-1316.

[9] [9] KAHNG A B, MALLAPPA U, SAUL L, et al. “Unobserved Corner” prediction: reducing timing analysis effort for faster design convergence in advanced-node design ［C］ // Design, Automation & Test in Europe Conference & Exhibition (DATE). Florence, Italy. 2019: 168-173.

[10] [10] GUO J J, CAO P, SUN Z, et al. Novel prediction framework for path delay variation based on learning method ［J］. Electronics, 2020, 9(1): 157.

[12] [12] ALRAHIS L, KNECHTEL J, KLEMME F, et al. GNN4REL: graph neural networks for predicting circuit reliability degradation ［J］. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022, 41(11): 3826-3837.

[13] [13] BAUTZ B, LOKANADHAM S. A slew/load-dependent approach to single-variable statistical delay modeling ［C］ // The 13th lnternational Workshop on Tau Lepton Physics (TAU2014). Zurich, Switzerland. 2014: 1-18.

[14] [14] KIM S, AGARWAL V. Analytical delay and variations modeling in the subthreshold region ［C］ // Proceedings of the National Conference on Undergraduate Research (NCUR). Asheville, NC, USA. 2016: 20-25.

[15] [15] NASWALI E, KIM N H, CHANDRAN P. Fast and accurate library generation leveraging deep learning for ocv modelling ［C］ // 2021 22nd International Symposium on Quality Electronic Design (ISQED). Santa Clara, CA, USA. 2021: 349-354.

[16] [16] YANG S S, TIAN Y, HE C, et al. A gradient-guided evolutionary approach to training deep neural networks ［J］. IEEE Transactions on Neural Networks and Learning Systems, 2022, 33(9): 4861-4875.

[17] [17] REN F, LIU Y, REN L Q, et al. Detection of gate skipping behavior based on machine vision and evolutionary neural network ［C］ // 2022 7th International Conference on Intelligent Computing and Signal Processing (ICSP). Xi’an, China. 2022: 1631-1635.