[1] Mack C[M]. Fundamental principles of optical lithography: the science of microfabrication(2007).

[2] Wei Y Y[M]. Theory and application of advanced lithography for VLSI(2016).

[3] Wei Y Y, Su Y J, Dong L S et al[M]. Computational lithography and layout optimization(2021).

[4] Cobb N B. Fast optical and process proximity correction algorithms for integrated circuit manufacturing[D], 2-6(1998).

[5] Patsis G P, Constantoudis V, Gogolides E. Integrated simulation of line-edge roughness (LER) effects on sub-65 nm transistor operation: from lithography simulation, to LER metrology, to device operation[J]. Proceedings of SPIE, 6151, 952-962(2006).

[6] Northrop G. Design technology co-optimization in technology definition for 22 nm and beyond[C], 112-113(2011).

[7] Ma X, Li Y Q, Dong L S. Mask optimization approaches in optical lithography based on a vector imaging model[J]. Journal of the Optical Society of America A, 29, 1300-1312(2012).

[8] Levenson M D, Viswanathan N S, Simpson R A. Improving resolution in photolithography with a phase-shifting mask[J]. IEEE Transactions on Electron Devices, 29, 1828-1836(1982).

[9] Ahn W S, Seo H S, Bang J M et al. Development of high-transmittance phase-shifting mask for ArF immersion lithography[J]. Proceedings of SPIE, 9658, 965808(2015).

[10] Wei Y Y, Su Y J, Liu Y S. Optical proximity correction in the advanced photolithography[J]. Micronanoelectronic Technology, 51, 186-193(2014).

[11] Chen J F, Laidig T L, Wampler K E et al. Practical method for full-chip optical proximity correction[J]. Proceedings of SPIE, 3051, 790-803(1997).

[12] Song Z Y, Guo M R, Su X J et al. Research and simulation of an off-line optical proximity matching method[J]. Micronanoelectronic Technology, 3, 197-203(2015).

[13] Yao H M, Luo X G, Chen X N et al. OAI and PSM used in 193-nm microlithography[J]. Proceedings of SPIE, 3741, 253-260(1999).

[14] Garofalo J, Biddick C J, Kostelak R L et al. Mask assisted off-axis illumination technique for random logic[J]. Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures Processing, 11, 2651-2658(1993).

[15] Lucas K D, Tanabe H, Strojwas A J. Efficient and rigorous three-dimensional model for optical lithography simulation[J]. Journal of the Optical Society of America A, 13, 2187-2199(1996).

[16] Dong L S, Li Y Q, Guo X J. Influence of the axial component of mask diffraction spectrum on lithography imaging[J]. Acta Optica Sinica, 33, 1111002(2013).

[17] Wu Y F, Bao G W, Dong L S et al. A study on three dimensional mask effect of attenuated phase-shift mask in advanced optical lithography[J]. Chinese Journal of Electronics, 29, 648-650(2020).

[18] Ma X, Zhao X J, Wang Z Q et al. Fast lithography aerial image calculation method based on machine learning[J]. Applied Optics, 56, 6485-6495(2017).

[19] Tanabe H, Sato S, Takahashi A. Fast 3D lithography simulation by convolutional neural network[J]. Proceedings of SPIE, 11614, 116140M(2021).

[20] Lin J X, Dong L S, Fan T A et al. Fast mask near-field calculation using fully convolution network[C], 5-6(2020).

[21] Li Z Q, Dong L S, Ma X et al. Decomposition-learning-based thick-mask model for partially coherent lithography system[J]. Optics Express, 31, 20321-20337(2023).

[22] Li Z Q, Dong L S, Jing X Y et al. High-precision lithography thick-mask model based on a decomposition machine learning method[J]. Optics Express, 30, 17680-17697(2022).

[23] Dill F H, Hornberger W P, Hauge P S et al. Characterization of positive photoresist[J]. IEEE Transactions on Electron Devices, 22, 445-452(1975).

[24] Patsis G P, Glezos N, Gogolides E. Monte Carlo simulation of gel formation and surface and line-edge roughness in negative tone chemically amplified resists[J]. Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures Processing, 21, 254-266(2003).

[25] Constantoudis V, Patsis G P, Tserepi A et al. Quantification of line-edge roughness of photoresists. II. Scaling and fractal analysis and the best roughness descriptors[J]. Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures Processing, 21, 1019-1026(2003).

[26] Mack C A. Understanding focus effects in submicrometer optical lithography[J]. Optical Engineering, 27, 1093-1100(1988).

[27] Brunner T A, Fonseca C A. Optimum tone for various feature types: positive versus negative[J]. Proceedings of SPIE, 4345, 30-36(2001).

[28] Bekaert J, van Look L, Truffert V et al. Comparing positive and negative tone development process for printing the metal and contact layers of the 32- and 22-nm nodes[J]. Journal of Micro/Nanolithography, 9, 043007(2010).

[29] Fang C, Smith M D, Robertson S et al. A physics-based model for negative tone development materials[J]. Journal of Photopolymer Science and Technology, 27, 53-59(2014).

[30] Zhao L B, Dong L S, Chen W H et al. Necessity of resist model in source mask optimization for negative tone development process[J]. Journal of Micro/Nanolithography, 16, 033509(2017).

[31] Kong P J, Dong L S, Ma X et al. Optimization of chemically amplified resist formulation based on simple random sampling and kernel density estimation[J]. Journal of Micro/Nanopatterning, 22, 024601(2023).

[32] Kong P J, Dong L S, Ma X et al. Predicting the critical features of the chemically-amplified resist profile based on machine learning[J]. Proceedings of SPIE, 12498, 124981U(2023).

[33] Huang W C, Lai C M, Luo B et al. Intelligent model-based OPC[J]. Proceedings of SPIE, 6154, 1065-1073(2006).

[34] Wu R X, Dong L S, Wei Y Y. Method for optical proximity correction based on a vector imaging model[J]. Applied Optics, 63, 2719-2727(2024).

[35] Wang F T, Wei J, Wang C X et al. Progress in inverse lithography technology[J]. Laser & Optoelectronics Progress, 61, 2100001(2024).

[36] Ai F, Su X J, Wei Y Y. Research Progress of inverse lithography technology[J]. Journal of Electronics & Information Technology, 47, 1-12(2024).

[37] Ma L, Duan Y L, Dong L S et al. Design driven test patterns for SMO OPC and SPA[C], 18-19(2019).

[38] Liao L F, Li S K, Wang X Z et al. Critical pattern selection based on diffraction spectrum analysis for full-chip source mask optimization[J]. Acta Optica Sinica, 40, 2122001(2020).

[39] Liao L F, Li S K, Wang X Z et al. Critical pattern selection method for full-chip source and mask optimization[J]. Optics Express, 28, 20748-20763(2020).

[40] Wang J S, Dong L S, Su X J et al. Selection approach of critical patterns for calibrating the physical resist model based on spectrum coverage[J]. Journal of Micro/Nanopatterning, 22, 043201(2023).

[41] Cai Y C, Zhou Q, Hong X L et al. Application of optical proximity correction technology[J]. Science in China Series F: Information Sciences, 51, 213-224(2008).

[42] Chen Y, Wu K, Shi Z et al. A feasible model-based OPC algorithm using Jacobian matrix of intensity distribution functions[J]. Proceedings of SPIE, 6520, 65204C(2007).

[43] Chen G D, Li S K, Wang X Z. Efficient optical proximity correction based on virtual edge and mask pixelation with two-phase sampling[J]. Optics Express, 29, 17440-17463(2021).

[44] Chen Y, Lin Y B, Dong L S et al. SoulNet: ultrafast optical source optimization utilizing generative neural networks for advanced lithography[J]. Journal of Micro/Nanolithography, 18, 043506(2019).

[45] Zhang J B, Ma X, Zhang S G et al. Lithography layout classification based on graph convolution network[J]. Proceedings of SPIE, 11613, 116130U(2021).

[46] Liu J B, Zhou J, Sun H F et al. The inverse optimization of lithographic source and mask via GA-APSO hybrid algorithm[J]. Photonics, 10, 638(2023).

[47] Choi S, Shim S, Shin Y. Neural network classifier-based OPC with imbalanced training data[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 38, 938-948(2019).

[48] Shin Y. Computational lithography using machine learning models[J]. IPSJ Transactions on System LSI Design Methodology, 14, 2-10(2021).

[49] Ma L, Zhang L B, Yue L W et al. Investigation of a new method to weigh the data used for OPC model calibration[C], 5-6(2020).

[50] Zheng X Q, Ma X, Zhao Q L et al. Model-informed deep learning for computational lithography with partially coherent illumination[J]. Optics Express, 28, 39475-39491(2020).

[51] Ma X, Zhang H, Wang Z Q et al. Information theoretical aspects in coherent optical lithography systems[J]. Optics Express, 25, 29043-29057(2017).

[52] Wang Z Q, Ma X, Arce G R et al. Information theoretical approaches in computational lithography[J]. Optics Express, 26, 16736-16751(2018).

[53] Zhang S G, Ma X, Zhang J B et al. Fast optical proximity correction based on graph convolution network[J]. Proceedings of SPIE, 11613, 116130V(2021).

[54] Zhang S, Zhang L B, Gai T Y et al. Aberration analysis and compensate method of a BP neural network and sparrow search algorithm in deep ultraviolet lithography[J]. Applied Optics, 61, 6023-6032(2022).

[55] Lü W, Lam E Y, Wei H Q et al. Cascadic multigrid algorithm for robust inverse mask synthesis in optical lithography[J]. Journal of Micro/Nanolithography, 13, 023003(2014).

[56] Lü W, Liu S Y, Xia Q et al. Level-set-based inverse lithography for mask synthesis using the conjugate gradient and an optimal time step[J]. Journal of Vacuum Science & Technology B, 31, 041605(2013).

[57] Ma X, Zhao Q L, Zhang H et al. Model-driven convolution neural network for inverse lithography[J]. Optics Express, 26, 32565-32584(2018).

[58] Su X J, Gao P Z, Wei Y Y et al. SRAF rule extraction and insertion based on inverse lithography technology[J]. Proceedings of SPIE, 10961, 109610P(2019).

[59] Ma X, Wang J, Chen X B et al. Gradient-based inverse extreme ultraviolet lithography[J]. Applied Optics, 54, 7284-7300(2015).

[60] Yang H Y, Ren H X. Enabling scalable AI computational lithography with physics-inspired models[C], 715-720(2023).

[61] Zheng S, Yang H Y, Zhu B W et al. LithoBench: benchmarking AI computational lithography for semiconductor manufacturing[C], 30243-30254(2023).

[62] Patsis G P, Constantoudis V, Gogolides E. Effects of lithography non-uniformity on device electrical behavior. Simple stochastic modeling of material and process effects on device performance[J]. Journal of Computational Electronics, 5, 341-344(2006).

[63] Patsis G P, Constantoudis V, Tserepi A et al. Roughness analysis of lithographically produced nanostructures: off-line measurement and scaling analysis[J]. Microelectronic Engineering, 67, 319-325(2003).

[64] Zhang L B, Dong L S, Su X J et al. An offline roughness evaluation software and its application in quantitative calculation of wiggling based on low frequency Power Spectral Density method[C], 12-13(2017).

[65] Wallow T, Acheta A, Ma Y S et al. Line-edge roughness in 193-nm resists: lithographic aspects and etch transfer[J]. Proceedings of SPIE, 6519, 651919(2007).

[66] Mack C A. A simple model of line-edge roughnessand the ultimate limits of lithography[J]. Proceedings of SPIE, 7639, 901-916(2010).

[67] Ma Y S, Tsvid G, Cerrina F. Line edge roughness of sub-100 nm dense and isolated features: experimental study[J]. Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures Processing, 21, 3124-3130(2003).

[68] Mack C A. Line-edge roughness and the ultimate limits of lithography[J]. Proceedings of SPIE, 7639, 763931(2010).

[69] Zhang L B, Wei Y Y. A measurement method and system for line roughness[P].

[70] Duan Y L, Su X J, Chen Y et al. Design technology co-optimization for N14 Metal1 layer[C], 13-14(2016).

[71] Torres J A. Regular designs and computational lithography: their past, present and future[C], 17-18(2008).

[72] Yu L X, Wei Y Y, Su Y J et al. Effective solution for the 14 nm node multiple patterning lithography[C], 13-14(2016).

[73] Duan Y L, Su X J, Chen Y et al. Design technology co-optimization for 14/10 nm metal1 double patterning layer[J]. Proceedings of SPIE, 9781, 97810X(2016).

[74] Ma Y S, Kye J, Khaira G S et al. Design technology co-optimization (DTCO) study on self-aligned-via (SAV) with Lamella DSA for sub-7 nm technology[J]. Proceedings of SPIE, 10148, 101480B(2017).

[75] Su X J, Dong L S, Lin J X et al. Hotspots fixing flow in NTD process by using DTCO methodology at 10 nm metal 1 layer[J]. Proceedings of SPIE, 10148, 1014817(2017).

[76] Zhao L J, Chen Y, Su X J et al. Enhancing manufacturability of standard cells by using DTCO methodology[J]. Proceedings of SPIE, 10148, 101481G(2017).

[77] Su X J, Dong L S, Wei Y Y et al. Design rule exploration for width sensitive zone for metal layers in advanced nodes[J]. Proceedings of SPIE, 10962, 1096212(2019).

[78] Jo K, Ahn S, Do J et al. Design rule evaluation framework using automatic cell layout generator for design technology co-optimization[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 27, 1933-1946(2019).

[79] Cheng C K, Kahng A B, Lin B et al. Gear-ratio-aware standard cell layout framework for DTCO exploration[C](2023).

[80] Su X J, Shen D, Wei Y Y et al. Probability prediction model for bridging defects induced by combined influences from lithography and etch variations[J]. Journal of Micro/Nanolithography, 18, 023503(2019).

[81] Wang S H, Gai T Y, Qu T et al. Data augmentation in hotspot detection based on generative adversarial network[J]. Journal of Micro/Nanopatterning, 20, 034201(2021).

[82] Gai T Y, Qu T, Su X J et al. Multi-level layout hotspot detection based on multi-classification with deep learning[J]. Proceedings of SPIE, 11614, 116140W(2021).

[83] Chen Y, Lin Y B, Gai T Y et al. Semi-supervised hotspot detection with self-paced multi-task learning[C], 420-425(2019).

[84] Gai T Y, Qu T, Wang S H et al. Flexible hotspot detection based on fully convolutional network with transfer learning[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 41, 4626-4638(2022).

[85] Lafferty N, Meiring J, Bahnas M et al. Practical DTCO through design/patterning exploration[J]. Proceedings of SPIE, 9427, 942710(2015).

[86] Zhang S, Zhang L B, Ding C H et al. DTCO optimizes critical path nets to improve chip performance with timing-aware OPC in deep ultraviolet lithography[J]. Applied Optics, 62, 7216-7225(2023).

[87] Su X J, Dong L S, Wei Y Y et al. Source mask optimization based on design pattern library at 7 nm technology node[J]. Proceedings of SPIE, 11614, 116140P(2021).

[88] Su X J, Shen D, Wei Y Y et al. Projection-based high coverage fast layout decomposing algorithm of metal layer for accelerating lithography friendly design at full chip level[J]. Journal of Micro/Nanopatterning, 20, 013401(2021).