[1] YAN F, SONG Z S, LIU Y P et al. Design of 4K bare-eye stereoscopic display system[J]. Chinese Journal of Liquid Crystals and Displays, 34, 862-870(2019).

[2] JIANG W B, ZHAO G H. Systems and key technologies of 4K/8K UHD TV Production broadcasting and presentation[J/OL]. Acta Electronica Sinica, 1-10(2025). https://www.ejournal.org.cn/CN/10.12263/DZXB.20230911.

[3] ZENG F C. Design and implementation of 4K ultra HD video recording and playback system based on HI3531D[C], 12700, 903-908(2023).

[4] BOYLE J, SHANKER S. A case for FPGA-based accelerators for energy-efficient motion picture video processing[C], 12674, 21-33(2023).

[5] SUN N, ZHANG P, MENG Y. Panoramic image acquisition and high-speed transmission system design[J]. Foreign Electronic Measurement Technology, 42, 88-94(2023).

[6] WANG Y L. FPGA implementation of super resolution and frame rate up conversion for UHD[D](2024).

[7] GAO W L, YANG B W, XIN C M. 4K-supporting ARINC818 video transporting and verifying system[J]. Application of Electronic Technique, 50, 124-128(2024).

[8] ZENG J R, YANG J F, ZHANG L et al. FPGA implementation of fixed-latency command distribution based on aurora 64B/66B[J]. IEEE Transactions on Nuclear Science, 71, 1348-1356(2024).

[9] CHEN J Q, YANG S J, WANG Y et al. Data repair accelerating scheme for erasure-coded storage system based on FPGA and hierarchical parallel decoding structure[J]. Cluster Computing, 27, 7803-7823(2024).

[10] LIU J, HE Y G, LUO Q W et al. Test and analysis of Aurora protocol in high speed collection and transmission system of sensors[J]. Transducer and Microsystem Technologies, 37, 63-65(2018).

[11] REN Q, YAO Y C, QIN M W. Design and implementation of high speed inter-chip image transmission system[J]. Process Automation Instrumentation, 39, 34-39(2018).

[12] GUO X, WEI X Y, LIU Y Q. An FPGA implementation of multi-channel video processing and 4K real-time display system[C], 1-6(2017).

[13] WANG X M, LU Y Z, MENG L F et al. Design of ultra-high-speed data transmission system based on FPGA and USB 3.0[J]. Modern Electronics Technique, 45, 71-74(2022).

[14] PERRO A, VODNIK M, DURANTE P. A low-cost, low-power media converter solution for next-generation detector readout systems[J]. Journal of Instrumentation, 20, C02027(2025).

[15] ZHAO Z, ZHANG H X, LI X Y et al. Design of optical fiber data transmission circuit based on FPGA+DSP[J]. Modern Electronics Technique, 46, 16-22(2023).

[16] MOHAPATRA S, GUPTA H S, SINGH J et al. A 64b/66b line encoding for high speed serializers[C], 303-308(2017).

[17] LIU M, MENG Z, ZHANG X C et al. Design of high speed data acquisition and test platform[J]. Computer Measurement & Control, 24, 18-20(2016).

[18] XIAO H Y, ZHOU Y. Design and implementation of an FPGA-based 10G optical fiber interface reflective memory card[C], 414-421(2025).

[19] YANG Y P, XU B, GAO Y et al. Application of GTX interface in broadband adaptive transmission[J]. Journal of Electronic Measurement and Instrumentation, 34, 171-179(2020).

[20] LIU J J, HE X J, WANG P et al. K7-GTX and VU9P-GTY high-speed data long-distance communication applications[J]. Instrument Technique and Sensor, 41-44(2024).

[21] ZHENG H D, SUN Y J, LI S et al. Design of 8B/10B channel coding based on FPGA[J]. Experimental Technology and Management, 38, 40-44(2021).

[22] CAO Z K, SANG H S. DDR3 high-speed image cache strategy based on FPGA[J]. Information & Communications, 23-26(2020).

[23] YAN F, DING Z D, LIU Y P et al. Design of multi-channel real-time video processing system based on FPGA[J]. Chinese Journal of Liquid Crystals and Displays, 37, 861-870(2022).