Journals Articles Conferences News About CLP
Submit a paper Email Alert
Search
Search
Articles
Journals
News
Advanced Search
Top Searches
2D MaterialsTransformation opticsQuantum PhotonicsSmall lasersSemiconductor UV PhotonicsSupersymmetric microring laser arrays

Laser & Optoelectronics Progress, Volume. 62, Issue 13, 1306016(2025)

FPGA-Based High-Speed Underwater Real-Time Laser Communication System

Zhangxing Wang1, Tao Wang1、*, Shengjie Yu2, Xiaoyu Shen1, Renjiang Zhu1, Lidan Jiang1, Cunzhu Tong2, Yanrong Song3, and Peng Zhang4、**
Author Affiliations
  • 1College of Physics and Electronic Engineering, Chongqing Normal University, Chongqing 401331, China
  • 2Changchun Institute of Optics, Fine Mechanics and Physics, Chinese Academy of Sciences, Changchun 130033, Jilin , China
  • 3School of Physics and Optoelectronic Engineering, Beijing University of Technology, Beijing 100124, China
  • 4National Center for Applied Mathematics in Chongqing, Chongqing Normal University, Chongqing 401331, China
    • show less
    AbstractGet PDF(in Chinese)
    Figures&Tables (13)
    Equations (12)
    References (29)
    Tools
    Paper Information
    Topics
    Figures & Tables(13)
    Schematic of zero-forcing pre-equalizer

    Fig. 1. Schematic of zero-forcing pre-equalizer

    Download full size
    RS encode circuit

    Fig. 2. RS encode circuit

    Download full size
    Circuit of syndrome calculation

    Fig. 3. Circuit of syndrome calculation

    Download full size
    ePIBMA architecture[29]. (a) PE processor; (b) ePIBMA block diagram; (c) eCSEE circuit

    Fig. 4. ePIBMA architecture[29]. (a) PE processor; (b) ePIBMA block diagram; (c) eCSEE circuit

    Download full size
    Device diagram for measuring system pulse response

    Fig. 5. Device diagram for measuring system pulse response

    Download full size
    Realization architecture of truncated zero-forcing pre-equalizer

    Fig. 6. Realization architecture of truncated zero-forcing pre-equalizer

    Download full size
    BER and eye diagrams of the system using different equalizers. (a) Comparison of BER of different equalizers (inset: eye diagram of the system without equalizer); (b)‒(e) eye diagrams of the system with truncated zero-forcing pre-equalizer for N = 1, 2, 3, 4; (f)‒(i) eye diagrams of the system with original zero-forcing pre-equalizer for N = 1, 2, 3, 4

    Fig. 7. BER and eye diagrams of the system using different equalizers. (a) Comparison of BER of different equalizers (inset: eye diagram of the system without equalizer); (b)‒(e) eye diagrams of the system with truncated zero-forcing pre-equalizer for N = 1, 2, 3, 4; (f)‒(i) eye diagrams of the system with original zero-forcing pre-equalizer for N = 1, 2, 3, 4

    Download full size
    System BER test with various RS encoding parameters. (a) Test flowchart; (b) comparison of BER

    Fig. 8. System BER test with various RS encoding parameters. (a) Test flowchart; (b) comparison of BER

    Download full size
    Pipeline architecture of RS decoder

    Fig. 9. Pipeline architecture of RS decoder

    Download full size
    RS decoder simulation. (a) Received data of decoder; (b) output data of decoder

    Fig. 10. RS decoder simulation. (a) Received data of decoder; (b) output data of decoder

    Download full size
    Underwater laser communication system based on FPGA. (a) Physical picture; (b) block diagrams of FPGA internal modules; (c) water tank

    Fig. 11. Underwater laser communication system based on FPGA. (a) Physical picture; (b) block diagrams of FPGA internal modules; (c) water tank

    Download full size

    • Table 1. Comparison of real-time UWOC systems

      View table

      Table 1. Comparison of real-time UWOC systems

      YearDistance /mBit rate /（Mbit/s）BERModulationChannel codingEqualizer
      2018［10］1025<10-4NRZ-OOKRS-convolutional concatenated codeActive post-equalizer
      2019［11］3507.11×10-416-QAM––
      2022［12］32808.6×10-6NRZ-OOK–Second-order pre-emphasis circuit
      2023［13］124–NRZ-OOK––
      2024［14］1407.4×10-4/1.2×10-3NOMA––
      This work6062.5<10-7NRZ-OOKRS codeTruncated zero-forcing pre-equalizer

    • Table 2. Tap coefficients of truncated zero-forcing pre-equalizer

      View table

      Table 2. Tap coefficients of truncated zero-forcing pre-equalizer

      NC0C1C2C3C4
      10.8072-0.1928‒‒‒
      20.7786-0.18590.0354‒‒
      30.7702-0.18390.03500.0108‒
      40.7582-0.18110.03450.01060.0156
    Tools

    Get Citation

    Copy Citation Text

    Zhangxing Wang, Tao Wang, Shengjie Yu, Xiaoyu Shen, Renjiang Zhu, Lidan Jiang, Cunzhu Tong, Yanrong Song, Peng Zhang. FPGA-Based High-Speed Underwater Real-Time Laser Communication System[J]. Laser & Optoelectronics Progress, 2025, 62(13): 1306016

    Download Citation

    EndNote(RIS)BibTexPlain Text
    Set citation alerts for article
    Save article for my favorites
    Paper Information

    Category: Fiber Optics and Optical Communications

    Received: Nov. 19, 2024

    Accepted: Jan. 20, 2025

    Published Online: Jul. 16, 2025

    The Author Email: Tao Wang (wangt@cqnu.edu.cn), Peng Zhang (zhangpeng2010@cqnu.edu.cn)

    DOI:10.3788/LOP242279

    CSTR:32186.14.LOP242279

    Topics

    laser devices and laser physics
    Lasers and Laser Optics
    Laser physics
    laser manufacturing
    Instrumentation, Measurement and Metrology