Journal of Semiconductors, Volume. 46, Issue 8, 082201(2025)

A cryogenic 3.3-V supply, 1.6% 3σ-accuracy all-CMOS voltage reference with 58-dB PSR@10 kHz in 0.18-μm CMOS

Yupeng Yuan1,2, Yi Zhuo3, Jianjun Tu4, Qingjiang Xia3, Yan Zhang1, Wengao Lu3, Xiangyang Li1、*, and Ding Ma1、**
Author Affiliations
  • 1National Key Laboratory of Infrared Detection Technologies, Shanghai Institute of Technical Physics of the Chinese Academy of Sciences, Shanghai 200083, China
  • 2School of Information Science and Technology, Shanghaitech University, Shanghai 201210, China
  • 3National Key Laboratory of Science and Technology on Micro/Nano Fabrication, School of Integrated Circuits, Peking University, Beijing 100871, China
  • 4Naval Research Institute, Shanghai 200235, China
  • show less
    Figures & Tables(8)
    Principle of reference voltage generation.
    (a) Schematic of the proposed voltage reference. (b) Schematic of the inverter-type startup circuit.
    Simulated temperature dependence of VREF for VDD=3.3 V.
    (Color online) (a) Cryogenic chip test setup for the voltage reference circuit measurements. (b) Die photograph. (c) Summary table of voltage reference circuit.
    Measured temperature dependence of VREF for VDD=3.3 V.
    (Color online) Monte Carlo simulation of process manufacturing variations.
    (a) Measured supply dependence of VREF. (b) Measured PSR.
    • Table 1. Performance summary and comparison with state-of-art.

      View table
      View in Article

      Table 1. Performance summary and comparison with state-of-art.

      PametersThis workJSSC 2024[10]SSCL 2020[11]TCAS-II[17]
      *Estimation based on Monte Carlo simulation.
      ProcessTSMC 180 nm 1P5M CMOSTSMC 40 nm 1P7M CMOSTSMC 40 nm 1P7M CMOSTSMC 40 nm 1P7M CMOS28 nm FDSOI CMOS130 nm CMOS
      NMOSPMOSDTMOS
      Temperature range (K)30−3004.2−3004.2−3004.2−3004.2−300253−398
      VREF (V)1.2300 K: 0.484.2 K: 0.48300 K: 0.544.2 K: 0.71300 K: 0.634.2 K: 0.60300 K: 0.4854.2 K: 0.6850.2
      Supply voltage (V)2.7−3.60.96−1.10.99−1.10.98−1.11.21.80.5−1.3
      Total power (µW)300 K: 1830 K: 1300 K: 13.74.2 K: 5.1300 K: 14.94.2 K: 8.2300 K: 15.14.2 K: 7.8300 K: 15.84.2 K: 13.9300 K: 1.9
      3σmean (%)1.6*1.22.62.7N.A.1.58
      TC (ppm/K)67.5111547475121422.3
      BJT typeNONONONONOYES
      PSR (dB)58@10 kHzN.A.N.A.N.A.51@DC75@DC
      Line regulation (%/V)30 K: 0.67300 K: 2.24.2 K: 1.3300 K: 2.04.2 K: 2.6300 K: 1.34.2 K: 2.7300 K: 0.44.2 K: 0.6N.A.
      Area (mm²)0.00350.0060.0090.0090.0410.052
      Measure or simulationMeasureMeasureMeasureMeasureMeasureSimulation
    Tools

    Get Citation

    Copy Citation Text

    Yupeng Yuan, Yi Zhuo, Jianjun Tu, Qingjiang Xia, Yan Zhang, Wengao Lu, Xiangyang Li, Ding Ma. A cryogenic 3.3-V supply, 1.6% 3σ-accuracy all-CMOS voltage reference with 58-dB PSR@10 kHz in 0.18-μm CMOS[J]. Journal of Semiconductors, 2025, 46(8): 082201

    Download Citation

    EndNote(RIS)BibTexPlain Text
    Save article for my favorites
    Paper Information

    Category: Research Articles

    Received: Dec. 30, 2024

    Accepted: --

    Published Online: Aug. 27, 2025

    The Author Email: Xiangyang Li (XYLi), Ding Ma (DMa)

    DOI:10.1088/1674-4926/24120039

    Topics