Journal of Semiconductors, Volume. 46, Issue 8, 082201(2025)
A cryogenic 3.3-V supply, 1.6% 3σ-accuracy all-CMOS voltage reference with 58-dB PSR@10 kHz in 0.18-μm CMOS
Fig. 2. (a) Schematic of the proposed voltage reference. (b) Schematic of the inverter-type startup circuit.
Fig. 4. (Color online) (a) Cryogenic chip test setup for the voltage reference circuit measurements. (b) Die photograph. (c) Summary table of voltage reference circuit.
Fig. 6. (Color online) Monte Carlo simulation of process manufacturing variations.
|
Get Citation
Copy Citation Text
Yupeng Yuan, Yi Zhuo, Jianjun Tu, Qingjiang Xia, Yan Zhang, Wengao Lu, Xiangyang Li, Ding Ma. A cryogenic 3.3-V supply, 1.6% 3σ-accuracy all-CMOS voltage reference with 58-dB PSR@10 kHz in 0.18-μm CMOS[J]. Journal of Semiconductors, 2025, 46(8): 082201
Category: Research Articles
Received: Dec. 30, 2024
Accepted: --
Published Online: Aug. 27, 2025
The Author Email: Xiangyang Li (XYLi), Ding Ma (DMa)