[1] [1] EL-NOZAHI M, AMER A, TORRES J, et al. High PSR low drop-out regulator with feed-forward ripple cancellation technique [J]. IEEE Journal of Solid State Circuits, 2010, 45(3): 565-577.

[2] [2] PARK C J, ONABAJO M, SILVA-MARTINEZ J.External capacitor-less low drop-out regulator with 25dB superior power supply rejection in the 0.4-4 MHz range [J]. IEEE Journal of Solid-State Circuits, 2014,49(2): 486-501.

[3] [3] LIM Y H, LEE J H, PARK S N, et al. An external capacitorless low-dropout regulator with high PSR at all frequencies from 10 kHz to 1 GHz using an adaptive supply-ripple cancellation technique [J]. IEEE Journal of Solid-State Circuits, 2018, 53(9): 2675-2685.

[4] [4] BANBA H,SHIGA H,UMEZAWA A,et al. A CMOS bandgap reference circuit with sub-1-V operation [J]. IEEE Journal of Solid-State Circuits,1999, 34(5): 670-674.

[5] [5] CHONG S S, CHAN P K. A 0.9-μA quiescent current output-capacitorless LDO regulator with adaptive power transistors in 65-nm CMOS [J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2013, 60(4): 1072-1081.