Microelectronics, Volume. 52, Issue 4, 656(2022)

A Clock Data Recovery Circuit with Adaptive Loop Bandwidth Adjustment

CHANG Cheng1, WEI Baolin1, WEI Xueming1, HOU Lingli2, and XU Weilin1
Author Affiliations
  • 1[in Chinese]
  • 2[in Chinese]
  • show less
    Figures & Tables(0)
    Tools

    Get Citation

    Copy Citation Text

    CHANG Cheng, WEI Baolin, WEI Xueming, HOU Lingli, XU Weilin. A Clock Data Recovery Circuit with Adaptive Loop Bandwidth Adjustment[J]. Microelectronics, 2022, 52(4): 656

    Download Citation

    EndNote(RIS)BibTexPlain Text
    Save article for my favorites
    Paper Information

    Category:

    Received: Oct. 15, 2021

    Accepted: --

    Published Online: Jan. 18, 2023

    The Author Email:

    DOI:10.13911/j.cnki.1004-3365.210392

    Topics