[1] [1] LIU C C, CHANG S J, HUANG G Y, et al. A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure ［J］. IEEE Journal of Solid-State Circuits, 2010, 45(4): 731-740.

[2] [2] LIOU C Y, HSIEH C C. A 2.4-to-5.2 fJ/conversion-step 10 b 0.5-to-4 MS/s SAR ADC with charge-average switching DAC in 90 nm CMOS ［C］ // 2013 IEEE International Solid-State Circuits Conference. San Francisco, CA, USA. 2013: 280-281.

[3] [3] CHANG Y K, WANG C S, WANG C K. A 8-bit 500-kS/s low power SAR ADC for bio-medical applications ［C］ // 2007 IEEE Asian Solid-State Circuits Conference. Jeju, South Korea. 2007: 228-231.

[5] [5] ZHU Y, CHAN C H, CHIO U F, et al. A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS ［J］. IEEE Journal of Solid-State Circuits, 2010, 45(6): 1111-1121.

[6] [6] Ginsburg B, Chandrakasan A. A 500 MS/s 5 b ADC in 65 nm CMOS ［C］ // 2006 Symposium on VLSI Circuits. Honolulu, HI, USA. 2006: 140-141.

[9] [9] TANG X, SHEN Y, XIN X, et al. A 10-bit 100-MS/s SAR ADC with always-on reference ripple ancellation ［C］ // 2020 IEEE Symposium on VLSI Circuits. Honolulu, HI, USA. 2020: 1-2.

[10] [10] TSAI Y H, LIU S I. A 0.006 7-mm2 12-bit 20-MS/s SAR ADC using digital place-and-route tools in 40-nm CMOS ［J］. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2022, 30(7): 905-914.

[11] [11] SONG J, TANG X, SUN N. A 10-b 2b/cycle 300 MS/s SAR ADC with a single differential DAC in 40 nm CMOS ［C］ // 2017 IEEE Custom Integrated Circuits Conference (CICC). Austin, TX, USA. 2017: 1-4.