[1] [1] ENGELBER S. An introduction to dither ［J］. IEEE Instrum & Measur Mag, 2012, 15(6): 50-54.

[2] [2] JIANG H J, CHEN D G, GEIGER R L. Dither incorporated deterministic dynamic element matching for high resolution ADC test using extremely low resolution DACs ［C］// IEEE ISCAS. Kobe, Japan. 2005: 4285-4288.

[3] [3] JIN X Q, CHEN X L, DONG C Y. Effect analysis of the broadband dithering signal amplitude on acquisition performance of A/D converters ［C］// IICSPI. Chongqing, China. 2019: 166-171.

[4] [4] WAGDY M F. Effect of additive dither on the resolution of ADC’s with single-bit or multi-bit errors ［J］. IEEE Trans Instrum Measur, 1996, 45(2): 610-615.

[5] [5] DUAN Y, CHEN T, CHEN D G. Low-cost dithering generator for accurate ADC linearity test ［C］// IEEE ISCAS. Montreal, Canada. 2016: 1474-1477.

[6] [6] BABU B N S, WOLLMAN H B. Testing an ADC linearized with pseudorandom dither ［J］. IEEE Trans Instrum Measur, 1998, 47(4): 839-848.

[7] [7] LIU X, XIONG X Z, ZHONG L L. An optimum condition of the dithering signal against the quantization noise in ADC ［C］// Int Conf Wirel Commun Sensor Network. Wuhan, China. 2014: 56-60.