[1] Landowski M. Design and modeling of radiation hardened lateral power mosfets[D], 1-25(2011).

[2] Schwank J R, Shaneyfelt M R, Fleetwood D M et al. Radiation effects in MOS oxides[J]. IEEE Transactions on Nuclear Science, 55, 1833-1853(2008).

[3] Hughes H L, Benedetto J M. Radiation effects and hardening of MOS technology: devices and circuits[J]. IEEE Transactions on Nuclear Science, 50, 500-521(2003).

[4] Adell P C, Schrimpf R D, Choi B K et al. Total-dose and single-event effects in switching DC/DC power converters[J]. IEEE Transactions on Nuclear Science, 49, 3217-3221(2002).

[5] Shea P M. Lateral power mosfets hardened against single event radiation effects[D], 102-115(2011).

[6] Shea P M, Shen Z J. Numerical and experimental investigation of single event effects in SOI lateral power MOSFETs[J]. IEEE Transactions on Nuclear Science, 58, 2739-2747(2011).

[7] LI Yanfei, WU Jianwei, GU Xiang et al. Structure optimization for SEB tolerant enhancement in 30 V NLDMOS[J]. Electronics and Packaging, 18, 36-39(2018).

[8] Titus J L. An updated perspective of single event gate rupture and single event burnout in power MOSFETs[J]. IEEE Transactions on Nuclear Science, 60, 1912-1928(2013).

[9] Schwank J R, Ferlet-Cavrois V, Shaneyfelt M R et al. Radiation effects in SOI technologies[J]. IEEE Transactions on Nuclear Science, 50, 522-538(2003).

[10] Jia Y P, Peng L, Su H Y et al. Effect of grade doping buffer layer on SEE failure in VDMOSFET[C], 276-279(2016).

[11] Dodd P E, Shaneyfelt M R, Draper B L et al. Development of a radiation-hardened lateral power MOSFET for POL applications[J]. IEEE Transactions on Nuclear Science, 56, 3456-3462(2009).

[12] Hamlyn M, Hower P L, Warren K et al. Transmission line pulse test method for estimating SEB performance of n-channel lateral DMOS power transistors[J]. IEEE Transactions on Nuclear Science, 65, 249-255(2018).

[13] Liu S, Boden M, Girdhar D A et al. Single-event burnout and avalanche characteristics of power DMOSFETs[J]. IEEE Transactions on Nuclear Science, 53, 3379-3385(2006).

[14] Liu S, Titus J L, Boden M. Effect of buffer layer on single-event burnout of power DMOSFETs[J]. IEEE Transactions on Nuclear Science, 54, 2554-2560(2007).