Microelectronics, Volume. 53, Issue 4, 741(2023)

Design and Optimization of 12-kV SiC Planar Inversion MOSFET Using Shallow Trench N+ Injection in the JFET Region

ZHANG Bingke... LI Xuhan, WANG Rui, DONG Jiajun, CHANG Shucheng, SUN Junmin, BAI Xue, LI Zheyang and JIN Rui |Show fewer author(s)
Author Affiliations
  • [in Chinese]
  • show less
    Figures & Tables(0)
    Tools

    Get Citation

    Copy Citation Text

    ZHANG Bingke, LI Xuhan, WANG Rui, DONG Jiajun, CHANG Shucheng, SUN Junmin, BAI Xue, LI Zheyang, JIN Rui. Design and Optimization of 12-kV SiC Planar Inversion MOSFET Using Shallow Trench N+ Injection in the JFET Region[J]. Microelectronics, 2023, 53(4): 741

    Download Citation

    EndNote(RIS)BibTexPlain Text
    Save article for my favorites
    Paper Information

    Category:

    Received: May. 1, 2023

    Accepted: --

    Published Online: Jan. 3, 2024

    The Author Email:

    DOI:10.13911/j.cnki.1004-3365.230216

    Topics