[1] D V Plant, M Morsy-Osman, M Chagnon. Optical communication systems for datacenter networks, 1(2017).

[2] A H Atabaki, S Moazeni, F Pavanello et al. Integrating photonics with silicon nanoelectronics for the next generation of systems on a chip. Nature, 556, 349(2018).

[3] J Gonzalez, M G Palma, M Hattink et al. Optically connected memory for disaggregated data centers. Journal of Parallel and Distributed Computing, 163, 300(2022).

[4] C Minkenberg, R Krishnaswamy, A Zilkie et al. Co-packaged datacenter optics: Opportunities and challenges. IET Optoelectronics, 15, 77(2021).

[5] R Meade, S Ardalan, M Davenport et al. TeraPHY: a high-density electronic-photonic chiplet for optical I/O from a multi-chip module, 1(2019).

[6] T Hirokawa, Y Bian, K Giewont et al. Latest progress and challenges in 300 mm monolithic silicon photonics manufacturing, Th3H. 2(2024).

[7] C Sun, M Wade, M Georgas et al. A 45 nm CMOS-SOI monolithic photonics platform with bit-statistics-based resonant microring thermal tuning. IEEE Journal of Solid-State Circuits, 51, 893(2016).

[8] Q Ma, A Li, Y Xiong et al. A 200Gb/s, 3.5pJ/bit monolithically integrated WDM Si-Photonic transceiver for chiplet optical I/O.

[9] C S Levy, Z Xuan, J Sharma et al. 8-λ×50 Gbps/λ heterogeneously-integrated Si-Ph DWDM transmitter. IEEE Journal of Solid-State Circuits, 59, 690(2024).

[10] Z Xuan, G Balamurugan, D N Huang et al. A 256 Gbps heterogeneously integrated silicon photonic microring-based DWDM receiver suitable for in-package optical I/O, 1(2023).

[11] M Raj, C Xie, A Bekele et al. A 0.96pJ/b 7× 50Gb/s-per-fiber WDM receiver with stacked 7nm CMOS and 45nm silicon photonic dies, 11(2023).

[12] C Sun. Photonics for die-to-die interconnects: Links and optical I/O chiplets, F1.7.

[13] M Moralis-Pegios, S Pitris, T Alexoudi et al. 4-channel 200 Gb/s WDM O-band silicon photonic transceiver sub-assembly. Optics Express, 28, 5706(2020).