[1] P Clarke. TSMC embedded MRAM is key to Gyrfalcon AI chip. Technology News(2018).

[2] J Choe. TSMC 22ULL eMRAM Die removed from Ambiq Apollo-4, Another Disruptive Technology on Embedded Memory. TechInsights TechStream Blog_Emerging Memory(2021).

[3] J Choe. Recent technology insights on STT-MRAM: Structure, materials, and process integration, 1(2023).

[4] H L Chiang, J F Wang, T C Chen et al. Cold MRAM as a density booster for embedded NVM in advanced technology, 1(2021).

[5] C H Chen, C Y Chang, C H Weng et al. Reliability and magnetic immunity of reflow-capable embedded STT-MRAM in 16nm FinFET CMOS process, 1(2021).

[6] C Y Wang, M C Shih, C H Weng et al. Reliability demonstration of reflow qualified 22nm STT-MRAM for embedded memory applications, 1(2020).

[7] K Lee, K Yamane, S Noh et al. 22-nm FD-SOI embedded MRAM with full solder reflow compatibility and enhanced magnetic immunity, 183(2018).

[8] V B Naik, K Lee, K Yamane et al. Manufacturable 22nm FD-SOI embedded MRAM technology for industrial-grade MCU and IOT applications, 2.3.1(2019).

[9] V B Naik, K Yamane, J Kwon et al. STT-MRAM: A robust embedded non-volatile memory with superior reliability and immunity to external magnetic field and RF sources. Proceedings of 2021 IEEE Symposium on VLSI Technology, 1(2021).

[10] V B Naik, K Yamane, T Y Lee et al. JEDEC-qualified highly reliable 22nm FD-SOI embedded MRAM for low-power industrial-grade, and extended performance towards automotive-grade-1 applications, 11.3.1(2021).

[11] K Lee, J H Bak, Y J Kim et al. 1Gbit high density embedded STT-MRAM in 28nm FDSOI technology, 2.2.1(2019).

[12] K Lee, D S Kim, J H Bak et al. 28nm CIS-compatible embedded STT-MRAM for frame buffer memory, 2.1.1(2021).

[13] K Suh, J H Lee, H M Shin et al. 12.5 Mb/mm2 embedded MRAM for high density non-volatile RAM applications, 1(2021).

[14] T Endoh, H Honjo, K Nishioka et al. Recent progresses in STT-MRAM and SOT-MRAM for next generation MRAM, 1(2020).

[15] S Rao, W Kim, S van Beek et al. STT-MRAM array performance improvement through optimization of Ion beam etch and MTJ for last-level cache application, 1(2021).

[16] H Wu, V Katragadda, E Evarts et al. First experimental demonstration of MRAM data scrubbing: 80 Mb MRAM with 40 nm junctions for last level cache applications, 2.3.1(2021).

[17] D Edelstein, M Rizzolo, D Sil et al. A 14 nm embedded STT-MRAM CMOS technology, 11.5.1(2020).

[18] D C Worledge. Spin-transfer-torque MRAM: The next revolution in memory, 1(2022).

[19] I Mihai Miron, G Gaudin, S Auffret et al. Current-driven spin torque induced by the Rashba effect in a ferromagnetic metal layer. Nat Mater, 9, 230(2010).

[20] I M Miron, K Garello, G Gaudin et al. Perpendicular switching of a single ferromagnetic layer induced by in-plane current injection. Nature, 476, 189(2011).

[21] M Cubukcu, O Boulle, M Drouard et al. Spin-orbit torque magnetization switching of a three-terminal perpendicular magnetic tunnel junction. Appl Phys Lett, 104, 042406(2014).

[22] L Q Liu, O J Lee, T J Gudmundsen et al. Current-induced switching of perpendicularly magnetized magnetic layers using spin torque from the spin Hall effect. Phys Rev Lett, 109, 096602(2012).

[23] L Q Liu, C F Pai, Y Li et al. Spin-torque switching with the giant spin Hall effect of tantalum. Science, 336, 555(2012).

[24] C F Pai, L Q Liu, Y Li et al. Spin transfer torque devices utilizing the giant spin Hall effect of tungsten. Appl Phys Lett, 101, 122404(2012).

[25] Q M Shao, P Li, L Q Liu et al. Roadmap of spin–orbit torques. IEEE Trans Magn, 57, 1(2021).

[26] Z X Guo, J L Yin, Y Bai et al. Spintronics for energy- efficient computing: An overview and outlook. Proc IEEE, 109, 1398(2021).

[27] S Van Beek, K M Cai, K Q Fan et al. MTJ degradation in multi-pillar SOT-MRAM with selective writing, 1(2023).

[28] X Y Xu, H C Zhang, C P Jiang et al. Full reliability characterization of three-terminal SOT-MTJ devices and corresponding arrays, 1(2023).

[29] V Sverdlov, A Makarov, S Selberherr. Two-pulse sub-ns switching scheme for advanced spin-orbit torque MRAM. Solid State Electron, 155, 49(2019).

[30] K S Lee, S W Lee, B C Min et al. Threshold current for switching of a perpendicular magnetic layer induced by spin Hall effect. Appl Phys Lett, 102, 112410(2013).

[31] H Liu, D Bedau, J Z Sun et al. Dynamics of spin torque switching in all-perpendicular spin valve nanopillars. J Magn Magn Mater, 358, 233(2014).

[32] M X Wang, W L Cai, D Q Zhu et al. Field-free switching of a perpendicular magnetic tunnel junction through the interplay of spin-orbit and spin-transfer torques. Nat Electron, 1, 582(2018).

[33] K Garello, F Yasin, S Couet et al. SOT-MRAM 300MM integration for low power and ultrafast embedded memories, 81(2018).

[34] K Garello, F Yasin, H Hody et al. Manufacturable 300mm platform solution for field-free switching SOT-MRAM, T194(2019).

[35] H Honjo, T V A Nguyen, T Watanabe et al. First demonstration of field-free SOT-MRAM with 0.35 ns write speed and 70 thermal stability under 400°C thermal tolerance by canted SOT structure and its advanced patterning/SOT channel technology, 28.5.1(2020).

[36] Y C Wu, W Kim, K Garello et al. Deterministic and field-free voltage-controlled MRAM for high performance and low power applications, 1(2020).

[37] M Natsui, A Tamakoshi, H Honjo et al. Dual-port SOT-MRAM achieving 90-MHz read and 60-MHz write operations under field-assistance-free condition. IEEE J Solid-State Circuits, 56, 1116(2021).

[38] G L Chen, I J Wang, P S Yeh et al. An 8kb spin-orbit-torque magnetic random-access memory, 1(2021).

[39] M Y Song, C M Lee, S Y Yang et al. High speed (1ns) and low voltage (1.5V) demonstration of 8Kb SOT-MRAM array, 377(2022).

[40] S Couet, S Rao, S Van Beek et al. BEOL compatible high retention perpendicular SOT-MRAM device for SRAM replacement and machine learning, 1(2021).

[41] D Q Zhu, Z X Guo, A Du et al. First demonstration of three terminal MRAM devices with immunity to magnetic fields and 10 ns field free switching by electrical manipulation of exchange bias, 17.5.1(2022).

[42] K Cai, G Talmelli, K Fan et al. First demonstration of field-free perpendicular SOT-MRAM for ultrafast and high-density embedded memories, 36.2.1(2023).

[43] S Z Rahaman, Y J Chang, Y C Hsin et al. Development of highly manufacturable, reliable, and energy-efficient spin-orbit torque magnetic random access memory (SOT-MRAM), 1(2022).

[44] V Krizakova, M Perumkunnil, S Couet et al. Spin-orbit torque switching of magnetic tunnel junctions for memory applications. J Magn Magn Mater, 562, 169692(2022).

[45] S J Lin, Y L Huang, M Song et al. Challenges toward low-power SOT-MRAM, 1(2021).

[46] H C Zhang, X Y Ma, C P Jiang et al. Integration of high-performance spin-orbit torque MRAM devices by 200-mm-wafer manufacturing platform. J Semicond, 43, 102501(2022).

[47] J H Park, J Lee, J Jeong et al. A novel integration of STT-MRAM for on-chip hybrid memory by utilizing non-volatility modulation, 2.5.1(2020).

[48] S Fukami, T Anekawa, C Zhang et al. A spin-orbit torque switching scheme with collinear magnetic easy axis and current configuration. Nat Nanotechnol, 11, 621(2016).

[49] K Lee, R Chao, K Yamane et al. 22-nm FD-SOI embedded MRAM technology for low-power automotive-grade-l MCU applications, 27.1.1(2019).

[50] T Min, Q Chen, R Beach et al. A study of write margin of spin torque transfer magnetic random access memory technology. IEEE Trans Magn, 46, 2322(2010).

[51] W Kim, S Couet, J Swerts et al. Experimental observation of back-hopping with reference layer flipping by high-voltage pulse in perpendicular magnetic tunnel junctions. IEEE Trans Magn, 52, 1(2016).

[52] J Tan, J H Lim, B Sikder et al. Impact of voltage polarity on time-dependent dielectric breakdown of 1-nm MgO-based STT-MRAM with self-heating correction. IEEE Trans Electron Devices, 70, 76(2022).

[53] W S Zhao, C Chappert, V Javerliac et al. High speed, high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuits. IEEE Trans Magn, 45, 3784(2009).

[54] Y J Song, J H Lee, H C Shin et al. Highly functional and reliable 8Mb STT-MRAM embedded in 28nm logic, 27.2.1(2017).