Journal of Semiconductors, Volume. 44, Issue 8, 082801(2023)

High threshold voltage enhancement-mode GaN p-FET with Si-rich LPCVD SiNx gate insulator for high hole mobility

Liyang Zhu1, Kuangli Chen1, Ying Ma2, Yong Cai2, Chunhua Zhou1、*, Zhaoji Li1, Bo Zhang1, and Qi Zhou1,3、**
Author Affiliations
  • 1State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China
  • 2Key Laboratory of Nanodevices and Applications, Suzhou Institute of Nano-tech and Nano-bionics, CAS, Suzhou 215123, China
  • 3Institute of Electronic and Information Engineering, University of Electronic Science and Technology of China, Dongguan 523808, China
  • show less
    References(26)

    [19] D K Schroder. Semiconductor material and device characterization. Wiley-IEEE Press(2005).

    Tools

    Get Citation

    Copy Citation Text

    Liyang Zhu, Kuangli Chen, Ying Ma, Yong Cai, Chunhua Zhou, Zhaoji Li, Bo Zhang, Qi Zhou. High threshold voltage enhancement-mode GaN p-FET with Si-rich LPCVD SiNx gate insulator for high hole mobility[J]. Journal of Semiconductors, 2023, 44(8): 082801

    Download Citation

    EndNote(RIS)BibTexPlain Text
    Save article for my favorites
    Paper Information

    Category: Articles

    Received: Jan. 14, 2023

    Accepted: --

    Published Online: Sep. 21, 2023

    The Author Email: Zhou Chunhua (czhou@uestc.edu.cn), Zhou Qi (zhouqi@uestc.edu.cn)

    DOI:10.1088/1674-4926/44/8/082801

    Topics