[2] [2] KONG S W, LIM H T, HOESSINGER A, et al. Mechanical stress simulation of thin film transistor on flexible substrate ［C］ // Int Flexible Elec Technol Conf (IFETC). Santa Clara, CA, USA. 2018: 2-6.

[3] [3] GUPTA S, NAVARAJ W T, LORENZELLI L, et al. Ultra-thin chips for high-performance flexible electronics ［J］. Flexible Elec, 2018, 3(8): 15-32.

[4] [4] ANASTASIOS V, HADI H, SHIK G, et al. Modeling of CMOS devices and circuits on flexible ultrathin chips ［J］. Elec Dev, 2017, 64(5): 2038-2046.

[5] [5] NICOLETA W, HARALD R, MAHADI H, et al. Compact modeling of CMOS transistors under variable uniaxial stress ［J］. Sol Sta Elec, 2011, 57(1): 52-60.

[8] [8] HAN K L, CHO H S, OK K C, et al. Comparative study on hydrogen behavior in InGaZnO thin film transistors with a SiO2/SiNx/SiO2 buffer on polyimide and glass substrates ［J］ Elec Mater Lett, 2018, 14(6): 749-754.

[9] [9] NICALETA W, HARALD R, TU H, et al. Stress analysis of ultra-thin silicon chip-on-foil electronic assembly under bending ［J］. IOP Sci, 2014, 29(9): 44 -56.

[10] [10] BRADLEY A T, JAEGER R C, SUHLING J C, et al. Piezoresistive characteristics of short-channel MOSFETs on (100) silicon ［J］. IEEE Trans Elec Dev, 2001, 48(9): 2009-2015.

[11] [11] HADI H, NICOLETA W, RAVINDER D, et al. Bending induced electrical response variations in ultra-thin flexible chips and device modeling ［C］ // Appl Phys Reviews, 2017, 4(3): 103-124.

[12] [12] SEVILLA G, ALMUSLEM A, NIX M, et al. High performance high-k/metal gate complementary metal oxide semiconductor circuit element on flexible silicon ［C］ // Appl Phys Lett, 2016, 108(9): 172-179.

[13] [13] WACKER N, RICHTER H, HASSAN M, et al. Compact modeling of CMOS transistors under variable uniaxial stress ［J］. Sol Sta Elec, 2011, 57(1): 52-60.

[14] [14] JAE H, CHEOLAGU K, WAN S, et al. A quantitative strain analysis of a flexible single-crystalline silicon membrane ［C］ // Appl Phys Lett, 2017, 110(3): 1-4.