Researching | A 16-bit 18-MSPS flash-assisted SAR ADC with hybrid synchronous and asynchronous control logic

Journal of Semiconductors, Volume. 45, Issue 6, 062201(2024)

A 16-bit 18-MSPS flash-assisted SAR ADC with hybrid synchronous and asynchronous control logic

Junyao Ji, Xinao Ji, Ziyu Zhou, Zhichao Dai, Xuhui Chen, Jie Zhang, Zheng Jiang, and Hong Zhang^*

Author Affiliations

School of Microelectronics, Xi'an Jiaotong University, Xi'an 710049, China

show less

Full Text Get PDF

Figures&Tables (15)

References (36)

Paper Information

References(36)

[1] P Harpe. Successive approximation analog-to-digital converters: Improving power efficiency and conversion speed. IEEE Solid State Circuits Mag, 8, 64(2016).

[2] J X Liu, X Y Tang, L X Shen et al. Error suppression techniques for energy-efficient high-resolution SAR ADCs. J Semicond, 41, 111403(2020).

[3] H R Luo, X L Zhao, Z H Jiao et al. A 16-bit, ±10-V input range SAR ADC with a 5-V supply voltage and mixed-signal nonlinearity calibration. Chin J Electronics, 31, 690(2022).

[4] X X Pan, X Zhou, S Chang et al. A 12-bit 30-MS/s VCO-based SAR ADC with NOC-assisted multiple adaptive bypass windows. J Semicond, 41, 112401(2020).

[5] B C Zhang, B B Yao, L Y Liu et al. High power-efficient asynchronous SAR ADC for IoT devices. J Semicond, 38, 105001(2017).

[6] X J He, X Gu, W T Li et al. An 11-bit 200 MS/s subrange SAR ADC with low-cost integrated reference buffer. J Semicond, 38, 105007(2017).

[7] X F Guo, F Ye, J Y Ren. A 9 b/12 b 50 MS/s experimental ADC with continuous approximation architecture in 65 nm CMOS. J Semicond, 37, 105003(2016).

[8] Z H Jiao, Y Chen, X B Su et al. A configurable noise-shaping band-pass SAR ADC with two-stage clock-controlled amplifier. IEEE Trans Circuits Syst I Regul Pap, 67, 3728(2020).

[9] K Doris, E Janssen, C Nani et al. A 480 mW 2.6 GS/s 10b time-interleaved ADC with 48.5 dB SNDR up to nyquist in 65 nm CMOS. IEEE J Solid State Circuits, 46, 2821(2011).

[10] H Zhang, A Hassan, P Chen et al. Estimation of broadband time-interleaved ADC’s impairments and performance using only single-tone measurements. IEEE Access, 10, 50403(2022).

[11] D Q Li, Z M Zhu, J X Liu et al. A 7-bit 900-MS/s 2-Then-3-bit/cycle SAR ADC with background offset calibration. IEEE J Solid-State Circuits, 55, 3051(2020).

[12] H S Zhang, H Zhang, Y Song et al. A 10-bit 200-ks/s 1.76-μw SAR ADC with hybrid cap-mos dac for energy-limited applications. IEEE Trans Circuits Syst I Regul Pap, 66, 1716(2019).

[13] A M A Ali, H Dinc, P Bhoraskar et al. A 14 bit 1 GS/s RF sampling pipelined ADC with background calibration. IEEE J Solid-State Circuits, 49, 2857(2014).

[14] T Miki, T Morie, K Matsukawa et al. A 4.2 mW 50 ms/s 13 bit CMOS SAR ADC with SNR and SFDR enhancement techniques. IEEE J Solid-State Circuits, 50, 1372(2015).

[15] M J Kramer, E Janssen, K Doris et al. A 14 b 35 MS/s SAR ADC achieving 75 dB SNDR and 99 dB SFDR with loop-embedded input buffer in 40 nm CMOS. IEEE J Solid-State Circuits, 50, 2891(2015).

[16] J H Shen, A Shikata, L D Fernando et al. A 16-bit 16-MS/s SAR ADC with on-chip calibration in 55-nm CMOS. IEEE J Solid-State Circuits, 53, 1149(2018).

[17] J X Liu, X Y Tang, W D Zhao et al. A 13-bit 0.005-mm2 40-MS/s SAR ADC with kT/C noise cancellation. IEEE J Solid-State Circuits, 55, 3260(2020).

[18] X Zhang, X D Cao, X L Zhang. A 16-bit 1 MSPS SAR ADC with foreground calibration and residual voltage shift strategy. J Semicond, 41, 122401(2020).

[19] C Cao, Z M Zhu. High-resolution 1 MS/s sub-2 radix split-capacitor SAR ADC. J Semicond, 38, 105008(2017).

[20] C Li, C H Chan, Y Zhu et al. Analysis of reference error in high-speed SAR ADCs with capacitive DAC. IEEE Trans Circuits Syst I Regul Pap, 66, 82(2019).

[21] X Y Tang, L X Shen, B Kasap et al. An energy-efficient comparator with dynamic floating inverter amplifier. IEEE J Solid-State Circuits, 55, 1011(2020).

[22] H R Zhang, N N Li, J F Wang et al. A 1.25-MHz-BW, 83-dB SNDR pipelined noise-shaping SAR ADC with mash 2-2 structure and kt/C noise cancellation. IEEE Trans Circuits Syst II Express Briefs, 70, 3872(2023).

[23] Z H Jiao, H R Luo, J Zhang et al. An 84dB-SNDR 1-0 quasi-MASH NS SAR with LSB repeating and 12-bit bridge-crossing segmented CDAC. 2023 IEEE Custom Integrated Circuits Conference (CICC), 1(2023).

[24] H R Zhang, X F Wang, N N Li et al. A 2.5-mhz bw, 75-dB SNDR noise-shaping SAR ADC with a 1st-order hybrid EF-CIFF structure assisted by unity-gain buffer. IEEE Trans Very Large Scale Integr VLSI Syst, 30, 1928(2022).

[25] D Bankman, A Yu, K Zheng et al. Understanding metastability in SAR ADCs: Part I: Synchronous. IEEE Solid-State Circuits Mag, 11, 86(2019).

[26] A Yu, D Bankman, K Zheng et al. Understanding metastability in SAR ADCs: Part ii: Asynchronous. IEEE Solid-State Circuits Mag, 11, 16(2019).

[27] A Waters, J Muhlestein, U K Moon. Analysis of metastability errors in asynchronous SAR ADCs. 2015 IEEE International Conference on Electronics, Circuits, and Systems (ICECS), 547(2015).

[28] Y Zhu, C H Chan, U F Chio et al. A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS. IEEE J Solid-State Circuits, 45, 1111(2010).

[29] W P Zhang, X Tong. Noise modeling and analysis of SAR ADCs. IEEE Trans Very Large Scale Integr VLSI Syst, 23, 2922(2015).

[30] K Obata, K Matsukawa, T Miki et al. A 97.99 dB SNDR, 2 kHz BW, 37.1 µW noise-shaping SAR ADC with dynamic element matching and modulation dither effect. 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits), 1(2016).

[31] T Kim, Y Chae. A 2Mhz bw buffer-embedded noise-shaping SAR ADC achieving 73.8dB SNDR and 87.3dB SFDR. 2019 IEEE Custom Integrated Circuits Conference (CICC), 1(2019).

[32] Y S Shu, L T Kuo, T Y Lo. An oversampling SAR ADC with DAC mismatch error shaping achieving 105 dB SFDR and 101 dB SNDR over 1 kHz BW in 55 nm CMOS. IEEE J Solid State Circuits, 51, 2928(2016).

[33] J A McNeill, K Y Chan, M C W Coln et al. All-digital background calibration of a successive approximation ADC using the “split ADC” architecture. IEEE Trans Circuits Syst I Regul Pap, 58, 2355(2011).

[34] Z C Lan, L Dong, X X Jing et al. A 12-bit 100MS/s SAR ADC with digital error correction and high-speed LMS-based background calibration. 2021 IEEE International Symposium on Circuits and Systems (ISCAS), 1(2021).

[35] S W M Chen, R W Brodersen. A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS. IEEE J Solid State Circuits, 41, 2669(2006).

[36] Y H Liang, C Y Li, S B Liu et al. A 14-b 20-MS/s 78.8 dB-SNDR energy-efficient SAR ADC with background mismatch calibration and noise-reduction techniques for portable medical ultrasound systems. IEEE Trans Biomed Circuits Syst, 16, 200(2022).

Tools

Get Citation

Copy Citation Text

Junyao Ji, Xinao Ji, Ziyu Zhou, Zhichao Dai, Xuhui Chen, Jie Zhang, Zheng Jiang, Hong Zhang. A 16-bit 18-MSPS flash-assisted SAR ADC with hybrid synchronous and asynchronous control logic[J]. Journal of Semiconductors, 2024, 45(6): 062201

Download Citation

EndNote(RIS)BibTex Plain Text

Set citation alerts for article

Save article for my favorites

Paper Information

Category: Articles

Received: Dec. 27, 2023

Accepted: --

Published Online: Jul. 8, 2024

The Author Email: Zhang Hong (HZhang)

DOI:10.1088/1674-4926/23120049

Topics

laser devices and laser physics

Lasers and Laser Optics

laser manufacturing

Instrumentation, Measurement and Metrology