[7] KRYSZYN J, SMOLIK W, OLSZEWSKI T et al. Development of electrical capacitance tomograph design in the nuclear and medical electronics division[J]. Informatyka, Automatyka, Pomiary w Gospodarce i Ochronie Środowiska, 7, 111-114(2017).

[8] [8] WANG X D, SHEN L Y, JIA M. The design optimization of DDR3 controller based on FPGA[C]Proceedings of the 2017 International Conference on Communications, Signal Processing, Systems. Singape: Springer, 2019: 17441750.

[9] YI J H, WANG M F, BAI L D. Design of DDR3 SDRAM read-write controller based on FPGA[J]. Journal of Physics:Conference Series, 1846, 012046(2021).

[14] [14] VERMA S, DABARE A S. Understing clock domain crossing issues[EBOL]. [2007−12−24]. https:www.designreuse.comarticles17372clockdomaincrossing.html.