Microelectronics, Volume. 52, Issue 2, 306(2022)

A Second-Order EFMES 16-bit 500 kS/s SAR ADC

SHI Yuda and CHEN Qunchao
Author Affiliations
  • [in Chinese]
  • show less

    In order to solve the impact of capacitance mismatch on accuracy in high-precision SAR ADC, a second-order error-feedback mismatch error shaping (EFMES) SAR ADC with 16-bit accuracy, 500 kS/s sampling rate and 33 V working voltage was designed. Second order EFMES structure and dynamic element matching technology were adopted to reduce the influence of capacitor mispairing on ADC accuracy. The EFMES SAR ADC was designed in a SMIC 018 μm CMOS process. When the input signal amplitude was 2.6 V and the sampling rate was 500 kS/s, the power consumption of the ADC was 8382 mW, the SNDR was 93.67 dB, the ENOB was 15.27 bit, and the SNDR-based FoM was 168.4 dB.

    Tools

    Get Citation

    Copy Citation Text

    SHI Yuda, CHEN Qunchao. A Second-Order EFMES 16-bit 500 kS/s SAR ADC[J]. Microelectronics, 2022, 52(2): 306

    Download Citation

    EndNote(RIS)BibTexPlain Text
    Save article for my favorites
    Paper Information

    Category:

    Received: Feb. 11, 2022

    Accepted: --

    Published Online: Jan. 16, 2023

    The Author Email:

    DOI:10.13911/j.cnki.1004-3365.zjea016

    Topics