[1] [1] DUISTERS A F, DIJKMANS E C. A -90-dB THD rail-to-rail input OPAMP using a new local charge pump in CMOS ［J］. IEEE Journal of Solid-State Circuits, 1998, 33(7): 947-955.

[2] [2] JIANG X, YU X, MOEZ K, et al. High-efficiency charge pumps for low-power on-chip applications ［J］. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65(3): 1143-1153.

[3] [3] RANA V, MITTAL A. Switched capacitor based high positive and negative voltage charge-pump using sample and hold technique ［C］ // 2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS). Chengdu, China. 2018: 78-81.

[4] [4] MOHAMMADI B, RODRIGUES J. Ultra low energy and area efficient charge pump with automatic clock controller in 65 nm CMOS ［C］ // 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC). Xiamen, China. 2015: 1-4.

[6] [6] YIM T, LEE C, YOON H. A high speed modified dickson charge pump ［C］ // 2021 IEEE International Symposium on Circuits and Systems (ISCAS). Daegu, Korea. 2021: 1-5.

[7] [7] DICKSON J F. On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique ［J］. IEEE Journal of Solid-State Circuits, 1976, 11(3): 374-378.

[8] [8] BZITU F, GORAS L. Improving IC power efficiency by implementing charge recycling in Dickson charge pumps with multiple pumping branches ［C］ // 2017 International Semiconductor Conference (CAS). Sinaia, Romania. 2017: 187-190.

[9] [9] JIANG X, YU X, CHEN J. A low-voltage charge pump with improved pumping efficiency ［C］ // 2017 IEEE International Symposium on Circuits and Systems (ISCAS). Baltimore, MD, USA. 2017: 1-4.

[10] [10] ABDI A, KIM H S, CHA H K. A high-voltage generation charge-pump IC using input voltage modulated regulation for neural implant devices ［J］. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66(3): 342-346.

[11] [11] PELLICONI R, IEZZI D, BARONI A, et al. Power efficient charge pump in deep submicron standard CMOS technology ［J］. IEEE Journal of Solid-State Circuits, 2003, 38(6): 1068-1071.

[12] [12] LEE J Y, KIM S E, SONG S J, et al. A regulated charge pump with small ripple voltage and fast start-up ［J］. IEEE Journal of Solid-State Circuits, 2006, 41(2): 425-432.

[13] [13] UMEZAWA A, ATSUMI S, KURIYAMA M, et al. A 5-V-only operation 06-mu m flash EEPROM with row decoder scheme in triple-well structure ［J］. IEEE Journal of Solid-State Circuits, 2002, 27(11): 1540-1546.

[14] [14] YIM T, LEE S, LEE C, et al. A low-voltage charge pump with high pumping efficiency ［C］ // TENCON 2018-2018 IEEE Region 10 Conference. Jeju, Korea. 2018: 2135-2139.

[15] [15] TSUJI Y, HIROSE T, OZAKI T, et al. A 01-06 V input range voltage boost converter with low-leakage driver for low-voltage energy harvesting ［C］ // 2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS). Batumi, GA, USA. 2017: 502-505.

[16] [16] HUI Z, HUANG M, ZHANG Y. A 4-phase cross-coupled charge pump with charge sharing clock scheme ［C］ // 2011 International Conference on Electronic Devices, Systems and Applications (ICEDSA). Malaysia, Kuala Lumpur. 2011: 73-76.

[17] [17] KIM J Y, JUN Y H, KONG B S, et al. CMOS charge pump with no reversion loss and enhanced drivability ［J］. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014, 22(6): 1441-1445.

[18] [18] LIN S P, KER M D. Design of stage-selective negative voltage generator to improve on-chip power conversion efficiency for neuron stimulation ［J］. IEEE Transactions on Circuits and Systems I: Regular Papers, 2020, 67(11): 4122-4131.

[19] [19] LIN H, CHEN N H. New four-phase generation circuits for low-voltage charge pumps ［C］ // The 2001 IEEE International Symposium on Circuits and Systems (ISCAS). 2001: 504-507.

[20] [20] FUKETA H, O'UCHI S I, MATSUKAWA T. Fully integrated, 100-mV minimum input voltage converter with gate-boosted charge pump kick-started by LC oscillator for energy harvesting ［J］. IEEE Transactions on Circuits and Systems II: Express Briefs, 2017, 64(4): 392-396.