[7] [7] CIANI L, CATELANI M.A fault tolerant architecture to avoid the effects of Single Event Upset (SEU) in avionics applications［J］.Measurement, 2014, 54(6):256-263.

[8] [8] JAHANIRAD H, MOHAMMADI K.Reliable implementation on SRAM-based FPGA using evolutionary methods［J］.IETE Journal of Research, 2013, 59(5):597-603.

[9] [9] KVAS M, VALACH S, FIEDLER P.Reliability and safety issues of FPGA based designs［J］.IFAC Proceedings Volumes, 2012, 45(7):201-206.

[10] [10] AZAMBUJA J R, KASTENSMIDT F, BECKER J.Configuration bitstream fault injection experimental results［M］//AZAMBUJA J R, KASTENSMIDT F, BECKER J.Hybrid fault tolerance techniques to detect transient faults in embedded processors.Berlin:Springer International Publishing, 2014:69-74.