Electronics Optics & Control, Volume. 26, Issue 1, 73(2019)
Analysis on Test Result for SEU of FPGA in Simulated Low-Altitude Environment
[7] [7] CIANI L, CATELANI M.A fault tolerant architecture to avoid the effects of Single Event Upset (SEU) in avionics applications[J].Measurement, 2014, 54(6):256-263.
[8] [8] JAHANIRAD H, MOHAMMADI K.Reliable implementation on SRAM-based FPGA using evolutionary methods[J].IETE Journal of Research, 2013, 59(5):597-603.
[9] [9] KVAS M, VALACH S, FIEDLER P.Reliability and safety issues of FPGA based designs[J].IFAC Proceedings Volumes, 2012, 45(7):201-206.
[10] [10] AZAMBUJA J R, KASTENSMIDT F, BECKER J.Configuration bitstream fault injection experimental results[M]//AZAMBUJA J R, KASTENSMIDT F, BECKER J.Hybrid fault tolerance techniques to detect transient faults in embedded processors.Berlin:Springer International Publishing, 2014:69-74.
Get Citation
Copy Citation Text
GU Ze-ling, MEMG Ling-jun, REN Kai-fei. Analysis on Test Result for SEU of FPGA in Simulated Low-Altitude Environment[J]. Electronics Optics & Control, 2019, 26(1): 73
Category:
Received: Dec. 6, 2017
Accepted: --
Published Online: Jan. 19, 2019
The Author Email: