[1] [1] MAN T Y, LEUNG K N, LEUNG C Y, et al. Development of single-transistor-control LDO based on flipped voltage follower for SoC ［J］. IEEE Transactions on Circuits and Systems, 2008, 55(5): 1392-1401.

[2] [2] HAZUCHA P, KARNIK T, BLOECHEL B A, et al. Area-efficient linear regulator with ultra-fast load regulation ［J］. IEEE Journal of Solid-State Circuits, 2005, 40(4): 933-940.

[3] [3] HO M, LEUNG K N, MAK K L. A low-power fast-transient 90-nm low-dropout regulator with multiple small-gain stages ［J］. IEEE Journal of Solid-State Circuits, 2010, 45(11): 2466-2475.

[4] [4] GAI G, LU Y, ZHAN C, et al. A fully integrated FVF LDO with enhanced full-spectrum power supply rejection ［J］. IEEE Transactions on Power Electronics, 2021, 36(4): 4326-4337.

[5] [5] HUANG M, FENG H, LU Y. A fully integrated FVF-based low-dropout regulator with wide load capacitance and current ranges ［J］. IEEE Transactions on Power Electronics, 2019, 34(12): 11880-11888.

[6] [6] ZHAN C, KI W H. Output-capacitor-free adaptively biased low-dropout regulator for system-on-chips ［J］. IEEE Transactions on Circuits and Systems, 2010, 57(5): 1017-1028.

[7] [7] OR P Y, LEYBG K N. An output-capacitorless low-dropout regulator with direct voltage-spike detection ［J］. IEEE Journal of Solid-State Circuits, 2010, 45(2): 458-466.

[8] [8] LU Y, WANG Y, PAN Q, et al. A fully-integrated low-dropout regulator with full-spectrum power supply rejection ［J］. IEEE Transactions on Circuits and Systems, 2015, 62(3): 707-716.

[9] [9] LACALLE F, TORRES J. A high power supply rejection and fast settling time capacitor-less LDO ［J］. IEEE Transactions on Power Electronics, 2019, 34(1): 474-484.

[10] [10] LI G, QIAN H, GUO J, et al. Dual active-feedback frequency compensation for output-capacitorless LDO with transient and stability enhancement in 65-nm CMOS ［J］. IEEE Transactions on Power Electronics, 2020, 35(1): 415-429.