Microelectronics, Volume. 52, Issue 5, 879(2022)

Design of a Multistage Amplifier Based on Nested Miller Compensation of Dual Zero-Regulator Resistors

GAO Yuhong
Author Affiliations
  • [in Chinese]
  • show less
    References(12)

    [1] [1] ESCID H, ATTARI M, IDIR M A, et al. 0.35 μm CMOS optical sensor for an integrated transimpedance circuit [J].Int JHYPERLINK"https://www.researchgate.net/journal/1178-5608_International_Journal_on_Smart_Sensing_and_Intelligent_Systems" Smart Sens & Intell Syst, 2011, 4(3): 467-481.

    [2] [2] LAU M W, MAK K H, LEUNG K N, et al. Enhanced active-feedback frequency compensation with on-chip-capacitor reduction feature for amplifiers with large capacitive load [J]. Int J Circ Theo & Appl, 2017, 45(2): 2119-2133.

    [3] [3] TAN M, KI W H. A cascode Miller-compensated three-stage amplifier with local impedance attenuation for optimized complex-pole control [J]. IEEE J Sol Sta Circ, 2015, 50(2): 440-449.

    [4] [4] MASOOM A, HADIDI K. A 1.5-V, constant-Gm, rail-to-rail input stage operational amplifier [C]// IEEE Int Conf Elec. Kuala Lumpur, Malaysia. 2006: 203-205.

    [5] [5] SONG T S T, YAN S Y S. A robust rail-to-rail input stage with constant-gm and constant slew rate using a novel level shifter [C]// IEEE Int Symp Circ & Syst. New Orleans, LA, USA. 2007: 477-480.

    [6] [6] HUANG H Y, WANG B R, LIU J C. High-gain and high-bandwidth rail-to-rail operational amplifier with slew rate boost circuit [C]// IEEE Int Symp Circ & Syst. Island of Kos, Greece. 2006: 907-910.

    [7] [7] FERRARI G, GOZZINI F, SAMPIETRO M. Transimpedance amplifier for very high sensitivity current detection over 5 MHz bandwidth [J]. Microelec & Elec, 2008: 201- 204.

    [8] [8] BESPALKO R D. Transimpedance amplifier design using 0.18 μm CMOS technology [J]. Elec & Comput Engineer, 2007, 23(2): 32-37.

    [12] [12] PALUMBO G, PENNISI S. Design methodology and advances in nested-Miller compensation [J]. IEEE Trans Circ & Syst I: Fundam Theo Appl, 2002, 49(7): 893-903.

    [13] [13] BESPALKO R D. Transimpedance amplifier design using 0.18 μm CMOS technology [J]. Elec & Comput Engineer, 2007, 23(2): 32-37.

    [14] [14] PERNICI S, NICOLLINI G, CASTELLO R. A CMOS low-distortion fully differential power amplifier with double nested miller compensation [J]. IEEE J Sol Sta Circ, 1993, 28(5): 758-763.

    [15] [15] CHONG S S, CHAN P K. Cross feedforward cascode compensation for low-power three-stage amplifier with large capacitive load [J]. IEEE J Sol Sta Circ, 2012, 47(9): 2227-2234.

    Tools

    Get Citation

    Copy Citation Text

    GAO Yuhong. Design of a Multistage Amplifier Based on Nested Miller Compensation of Dual Zero-Regulator Resistors[J]. Microelectronics, 2022, 52(5): 879

    Download Citation

    EndNote(RIS)BibTexPlain Text
    Save article for my favorites
    Paper Information

    Category:

    Received: Oct. 27, 2021

    Accepted: --

    Published Online: Jan. 18, 2023

    The Author Email:

    DOI:10.13911/j.cnki.1004-3365.210408

    Topics